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Abstract 
 
The ability to integrate a material with a high permeability on chip, allows for 
magnetically coupled circuits and structures to be designed and incorporated along side 
CMOS circuitry.  Devices ranging from A.C. transformers to magnetically driven MEMS 
structures can be designed and fabricated.  Desirable characteristics of magnetic cores for 
integrated inductors and transformers are first high saturation flux in order to obtain high 
saturation current; high permeability to obtain high inductance; high resistivity to reduce 
eddy current loss at high frequencies and compatible deposition and patterning processes.  
High frequency magnetic materials are oxide based ceramics and are therefore difficult to 
evaporate, sputter, plate and selectively etched.  ElectroPhoretic Deposition (EPD) is a 
method where insulating particles are imparted charge in a suspension and are made to 
deposit on an electrode by applying electric field.  EPD has been extensively employed in 
depositing oxide based phosphors for display applications. 
 In this study, ferrite particles have been prepared by grinding sintered toroids and 
deposited by EPD. The electrophoretic solution bath is composed of isopropyl alcohol 
with traces of Mg(N03)2  and La(N03)3  salts.  Glycerol is added to the solution bath as a 
surfactant to promote increased substrate adhesion.  The dissociation of magnesium 
nitrate in the solution bath charges the ferrite particles.  An electric field of ~ 50-160 
V/cm is applied with negative terminal connected to the wafer to be plated and aluminum 
electrode is used as the anode.  The deposition process is found to be self limiting with 
the initial high elerophoretic current declining to 10% of its value in 10 minutes.  The 
deposition rate and zeta potential measurements indicate a high particle velocity on the 
order 5.7x10
-3
 cm/s with an electric field of 160V/cm generated across the 2 cm electrode 
spacing.  Pattern filling and conformal coverage in copper damascene planar micro-
inductors has been investigated.  A method to extracted permeability from S11 impedance 
analysis has been employed.  It has been found that grinding process deteriorates 
magnetic response.  With recent advances in magnetic particle technology for high 
frequency materials, these results enable unique hard and soft powder ferrite material to 
be selectively deposited in wide variety of CMOS and MEM’s based applications.  
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Chapter I 
INTRODUCTION 
     The continual challenge of designing and fabrication ultra large scaled 
integration (ULSI) passive components to compete against complimentary metal oxide 
semiconductors (CMOS) technology, in cost per function and performance, is frequently 
met with road blocks.  Improvements and novel techniques in electrochemical deposition, 
layout and design provide focus for size reduction, increased efficiency and the density of 
die/wafer.  The characterization and implementation of passive components in ULSI is 
critical to silicon based devices.  Many ULSI components, such as planar inductors, are 
found in many analog, mixed signal and micro-electrical mechanical systems (MEM’s) 
based applications for their energy storing and electromagnetic capabilities.  The planar 
structures can be incorporated by a typical backend of line (BEOL) metallization process 
in conjunction with a damascene process.  Optimal performance is gained by using 
copper, due to its conductive properties, enabling an increase in mutual inductance by 
coupling the magnetic field between adjacent traces. Adjustments to the planar coil 
medium, such as, soft high permeable material introduction, will alter the generated 
magnetic field by improving the planar coil inductance.  The integration of high 
permeability material during fabrication processing allows for the design of magnetically 
coupled circuits and structures.      
1.1 Motivation 
The alteration of materials in CMOS and MEMs circuitry; such as, hafnium 
oxide, titanium oxide, ferromagnetic, ferrimagnetic and silicides/salicides drives on chip 
monolithically fabricated components for future applications.     Devices ranging from 
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A.C. transformers to magnetically driven MEMS structures can be designed and 
fabricated with enhanced results/performance.  An additional application is the 
incorporation of high frequency microwave ferrites on chip. This allows for the 
combination of devices such as circulators and other non-reciprocal microwave networks 
along with silicon digital circuitry. 
1.2 Historical overview 
1.2.1 Ferrite filled inductors in literature  
Historically, wireless communication systems were invented before integrated 
circuits.  As integrated circuits(IC) advanced, they encompassed more and more wireless 
systems.  This progression in IC communication systems provided size reduction, low 
energy consumption and improved quality/yield.  The drive for more functionality with 
radio frequency integrated circuits (RFIC) is achievable. 
Further development, in the 1980s, introduced monolithic microwave integrated 
circuits (MMICs) due to advancements in military applications.  In such design, passive 
and active circuit elements are fabricated on the same silicon, silicon germanium or 
gallium arsenide substrate. Comparing discrete components and hybrid designs, MMIC 
offers low cost, small size and weight, broadband, and circuit design flexibility using 
gallium arsenide (GaAs) or silicon germanium (SiGe).  For consumer electronics 
markets, silicon (Si) technology is preferred due to its lower cost, and due to the potential 
for mixing analog and digital circuits.  With improvements made in the fabrication 
processes for the Bipolar, CMOS and BiCMOS semiconductors, high threshold 
frequency (fT) silicon IC transistors are available for radio-frequency applications in 
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lower gigahertz range, with performance characteristics comparable with those based on 
GaAs IC’s transistors [1].    
Inductors are an indispensable part of RF circuits.  They are utilized in many 
circuits, such as input/output matching circuitry, passive filters for passive circuits and 
loads for active circuits, as well as amplifiers and mixers. However, inductors had been 
implemented off-chip before, because of large area occupation, high substrate conductive 
loss and capacitance caused by on chip inductors.  As the silicon processing technology 
gradually matured for inductors, some on-chip inductor circuits were fabricated during 
1990s, VanDover, Yamaguchi, etc[2,3].  Their performances are not always satisfactory 
in terms of inductance values and quality factors.  Therefore, these conditions yield room 
for further investigation into ferrite material characteristics, deposition and design.     
1.2.2 Inductors and Ferrite filled inductors at RIT 
Inductors for analog filters, transformers, and MEM’s based resonators has 
employed the use of semiconductor and manufacturing facilities on the RIT campus with 
the aid of copper deposition and chemical mechanical planarization to build devices.  A 
study[4] focusing on inductor fabrication and modeling provided the enhancements of 
ferrite filling of analog frequency micro-strip lines and inductors to be produced.  These 
previous advancements allowed improvements in fabrication and layout which enabled 
an additional investigation into the electrophoretic deposition method. 
1.3 Ferrite filled inductor benefits, drawbacks and alternatives 
1.3.1 Benefits 
Passive circuit components such as inductors, capacitors, and resistors can 
provide on-chip capabilities in MEM’s and analog signal processing functions.  The 
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optimization of on chip passive components is critical to improve performance of silicon-
based technology.  Planar inductor coils are a common configuration for incorporating 
highly inductive elements in silicon based technology for their energy storing and 
electromagnetic capabilities. For optimal performance, copper is used to define the 
inductor pattern in order to minimize resistance.  The mutual coupling of the magnetic 
field between adjacent traces of the inductor provides an opportunity to enhance the 
overall inductance by adjusting the material properties of the medium in which the 
magnetic field is present.  The immersion of a planar coil in a material with a high 
permeability can greatly increase the inductance of the coil.  This potentially leads to a 
reduction in the inductor size for a given value of inductance. 
1.3.2  Drawbacks  
Planar inductors can be on the order of several times larger than a group of 
CMOS transistors.  Due to increased power consumption, layout area, electric fields 
generated by analog frequencies, eddy current losses and current crowding at high 
frequencies, these components are often placed off chip with respect to essential 
switching and filtering circuitry, therefore an inductor is avoided by analog circuit 
designers due to these limitations.  Researchers continually investigate and provide 
solutions to the previous problems, such as inducing high resistive backgrounds to reduce 
substrate loss, improve ground plane connections/designs, and add ferrite core/thin films 
to couple stray electric field lines.   
1.3.3  Alternatives 
Since the idea of ferrite based planar inductors, the application of ferrite materials 
dictates the feasibility of the design.  To make this process compatible with present 
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CMOS integrated circuit technology, approaches in sputtering, evaporation and 
electrochemcial deposition are being researched [1,5]. 
Sputtering ferromagnetic material is feasible with proper equipment, process 
development and chamber conditions.  Cross contamination, such as iron and metal, in 
the processing of CMOS, BiCMOS integrated circuits and sensitive MEM’s devices can 
lead to traps in the silicon substrate.    These traps are sights of device degradation and 
failure stemming from electron-hole pair recombination.   Evaporating ceramic ferrite 
compositions is not feasible due to high melting points associated with iron based 
material. If this process was feasible, other challenges include different evaporation 
points of alloys leading to film compositional changes and material thermal budgets.  
Controlling these compositional changes to fractions of atomic weight ratio is not 
possible during the deposition process.  With these deposition methods challenged in 
cost, contamination issues and feasibility, an electrochemical deposition process 
establishes the next most plausible approach.  
Electrochemical deposition of ferrite powder in a non-aqueous solution enables 
high deposition rates, conformal coverage, good uniformity and selectivity.  An 
inexpensive process combined with short setup times, yielding the previous benefits, 
enable this to be the technology of choice for nano-particle ferrite powder deposition.   
1.4 Industrial Trends of planar inductors 
Robert B. VanDoover of Bell Labs in Murray Hill, N.J. suggested a three layer 
configuration.  This setup, in Figure 1.1a , describes a silicon substrate, silicon oxide, 
copper damascene copper coil covered with ferrite material [5].  The ferrite material 
retains the field lines which are produced as a current passes through the conductor.  The 
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field lines are confined by the ferrite allowing the coupling of these field lines from the 
outer coil to the inner coil, enabling a net inductance increase.  This is analogous to a 
discrete coiled inductor with the addition of a ferrite core.  The cores permeability, which 
is material dependent, increases the magnetic flux density contributing to the final 
calculation of inductance. 
M. Yamaguchi of Research Institute of Electrical Communication, Tohoku[3] 
University proposed a five layer structure, shown in Figure 1.1b, in which the silicon 
substrate would be followed by an insulating layer, ferrite material,, copper coil, ferrite 
material and an insulating layer [3].  Simulations of such a structure showed increases in 
the quality factor, or the frequency and inductance over resistance, of the inductor to 
determine the energy retention capabilities for CMOS and MEMS based components.  
Inductance values decreased due to dielectric material interaction causing a reduced 
amount of magnetic flux to be generated.  The final insulating layer can also be patterned 
to increase the quality factor by reducing the resistance.  Methods of patterning consist of 
slits running parallel with the conductor, perpendicular to the conductor and in both 
directions.   
 
 
 
 
 
 
 
 7  
 
 
 
 
 
 
Figure 1.1 (a) and (b) Describing two approaches for ferrite material introduction [3, 5]. 
 
 
 
 
 
 
 
 
 
 
 
 
Conductor Ferromagnetic 
material 
Insulator Substrate 
a. b. 
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Chapter II 
PREVIOUS WORK 
Design considerations and fabrication of ferromagnetic inductors 
2.1 Introduction 
In the early 90’s, investigation into permalloy ferromagnetic based magnetic 
materials, as opposed to Mn1-x-Znx ferrite magnetic materials, which are researched in 
this writing, provided the catalyst to incorporate high permeable magnetically soft 
material into a variety of planar inductors.  From this initial research, many proposed 
methods of magnetic material characteristics, deposition, process flow and design 
approaches were sought to enhance inductance values, quality factors and lower the coil 
resistance. 
2.2 Magnetic material layering 
A plethora[2-5] of process flow approaches have been investigated for the 
introduction of magnetic material into the planar inductor.  These include, but are not 
limited to the following; 3- layer filling and thin film approach, a 5-layer and thin film-
inductor-thin film and an epitaxial ferrite grown on a silicon substrate.   
The most challenging magnetic material integration begins with the 5-layer thin 
film-inductor-thin film described in Figure 2.1a below.  The 5-layer advantage when 
compared to the 3-layer configuration, Figure 2.1b,is that it provides electric field 
coupling from both directions.  This limits the background resistivity to the magnetic thin 
film leading to a potential lossy planar inductor.  Therefore, the 3-layer configuration 
yields opportunities in tailoring background resistivity to reduce substrate loss.   
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Figure 2.1 Describing (a) 5-layer and (b) 3-layer structure for magnetic material 
integration [3, 5]. 
 
These layering setups are deposited on a silicon substrate, where a silicon oxide 
epitaxially layer is grown with ferromagnetic particles imbedded during the growth 
process. The inductor coil is planarized into a highly resistive background of 
ferromagnetic material.  This can lead to magnetic components forming between devices, 
if used in a monolithic design, and an expensive process for magnetic material 
incorporation for the inductor design due to the use of an molecular beam expitaxial 
deposition (MBE) or metal-organic chemical vapor deposition (MOCVD) process.       
2.3 Magnetic material characteristics 
Magnetic materials have easy and hard susceptibilities of dipole alignment when 
subjected to applied electric or magnetic fields.  Typically permalloy (Ni-Zn), (Ni), (Al) 
ferromagnetic materials have lower curie temperatures, frequency cutoff and magnetic 
saturation when compared to (Mn1-x-ZnX) ferromagnetic materials and is further 
discussed in Chapter III.  Upon the removal of  a magnetic field, the material returns to 
its non-magnetic state. This behavior is termed as magnetically "soft" and is shown in 
Figure 2.1a below.  These compounds exhibit good magnetic properties below a certain 
Magnetic 
   Insulator 
Air Core 
Insulator 
Insulator 
Magnetic 
Magnetic 
Air Core Inductor 
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temperature called the Curie Temp (Tc). These materials can be used up to very high 
frequencies without laminating.  Mn1-x-ZnX ferrites exhibit higher permeability and 
saturation magnetization and are suitable up to 3 MHz.  Ni-Zn ferrites have a very high 
receptivity and are most suitable for frequencies over 1 MHz because of its higher 
resistivity.  Major applications of ferrites are inverter transformers, current and pulse 
transformers, fly-back and driver transformers, line filters, choke, noise suppressors, 
magnetic heads and electromagnetic wave absorbers [6]. 
 
 
Figure 2.1 (a) Describing the magnetic domain response of a soft magnetic material 
compared to a hard magnetic material in the presences of an applied magnetic field  
 
2.4 Magnetic material deposition  
Electrochemical deposition is motivation for the ferromagneitc particle deposition 
into the planar inductor coil.  An electrophoretically deposited ferromagnetic particle 
undergoes a positive charging by the dissolution of magnesium and lanthanum nitrate 
salts in an aqueous based solution. The transportation of the particle to the substrates 
surface is provided by a directly applied electric field and is adhered to the substrate 
Hard Soft 
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surface by a surfactant.  These components contribute to a successful electrophoretically 
deposited nano-particle of manganese-zinc ferrite to the surface of a substrate.  This 
technique has been employed since the early 1800’s with initial phosphorous deposition 
occurring in the 1950’s on poly and amorphous crystal based materials.   
2.5  Inductor fundamentals  
The planar inductor has electric and magnetic properties associated with analog 
frequency operation.  Simply, an sinusoidal current generates an magnetic field in a given 
conductor, which will rotate either clockwise or counter clock wise, which is dependent 
on direction of view, determined from Lenz’s law which states that a change in the 
induced current will be opposed by the induced voltage and is described in equation 1.   
                                             (1) 
Another important parameter in determining the energy efficiency of an inductor 
is provided by the quality factor in equation 2,3.  This describes the energy stored and 
lost for each induced current cycle and can also be evaluated by the operating frequency, 
inductance values, and resistance of the planar coil, show in equation 4. 
erLossAveragePow
edEnergyStro
tPerCycleEngergyLos
redEngergySto
Q ωpi == 2                 (2) 
 
RLQ /ω=                                                                                                        (3) 
A
L
R
⋅
=
ρ
                                                                                                         (4) 
For most calculations, equation 3 work well because of known materials characteristics 
and operating frequencies.  These formulas do not describe the mutual inductance 
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enhancement or increased inductance from filling or covering the coils with a 
ferromagnetic material.  Figure 2.2, describes the coupling of electric field lines using a 
micro-strip line model [1].  
 
 
Figure 2.2 Describing the current flow in a given inductor Biot-Savart right hand rule 
can cause current flow in conductor of close proximity [1]. 
 
Figure 2.2, shows “circles” as magnetic flux lines exiting the page, while “stars” 
are magnetic flux lines entering the page.  While each number, in figure 2.2, is associated 
with individual micro-strip lines which make the final inductor coil.  The additive or 
positive magnetic flux (i), from current flowing in the same direction oriented micro-strip 
line, is met with subtraction or a negative magnetic flux from current flowing in the 
oppositely directed micro-strip lines (ii) [1].   
(i) (1&5) + (2&6) + (3&7) + (4&8) = positive mutual field coupling 
(ii) (1&7) + (1&3) + (5&7) + (5&3) + (2&8) + (4&6) = negative mutual field 
coupling 
This segmented approach will have a net increase of inductance in the positive field 
coupling is higher than the negative field coupling.  The design width and spacing 
between each micro-strip line must try to maximize the amount of coupled field.  If the 
2 4 
5
6 
7 
8 
3 
1 
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number of inductor turns is increased, the medium between each coil is filled with a 
ferromagnetic material with fixed conductor dimensions the inductor will have enhanced 
inductance due to these changes and further described in equation 5.    
                          (5) 
 
The fundamentals provide the ability to model complex electromagnetic inductors can 
have great advantages in optimizing design and materials before fabrication. 
2.5.1 Planar inductor modeling   
Electromagnetic solvers can be utilized, using finite element analysis 
solving methods, to investigate material layering and micro-strip line design for 
ferrite loaded planar micro-inductors.  Figure 2.2 shows design changes in line 
spacing, conductor thickness and conductor width can be quickly investigated to 
optimize air coil quality factors, inductance and resistance values for a particular 
operating frequency range.  A solver will iterate over an integral involving 
applied field and magnetic flux over a voltage.   
dvHBL ∫
∗
⋅=                         (6) 
     Additional material changes in permittivity, permeability and 
conductance enhance the accuracy of the iterative solving calculation.  Electric 
field lines, current crowding, eddy current losses and skin effects can be 
visualized to provide an in depth view of planar inductor steady state electrical 
operation.  Figure 2.3 shows an example of a modeled inductor in an 
electromagnetic solver.   
ee lAL / N 2roµµ=
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Figure 2.3 Describing a 4-turn 11um/11um (conductor width/conductor spacing) current 
density plot of a air coil planar inductor at ~2Ghz using copper in a vacuum environment 
[4]. 
From previous work[reference], several full wave solver models were viewed using the 
4-turn 11um/11um (space/width), 11um/15um, 15um/11um dimensioned inductors to 
gain understanding of the inductance, quality factor and influence of the ferrite filled 
inductor during operation.  In addition to this work, ground plane interactions are 
modeled for inductor coil to substrate loss.  This work is further discussed in Chapter III 
and Chapter VI of this text.   
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Chapter III 
Ferromagnetic material characteristics influencing planar 
inductor design and fabrication 
 
3.1  Introduction 
The introduction of magnetic material into on-chip radio frequency (RF) and 
micro-electrical mechanical system (MEM’s) design permits phase shifting circuits, 
gyrators, isolators and transformers.  A copper damascene based on-chip planar inductor 
becomes a basis to advance RF filters and MEM’s devices.  Planar inductors or passive 
devices, when compared to CMOS circuitry, are significantly larger in area and less 
efficient in performance.  These critical issues require improved inductance values, 
quality factors and lower material resistance during the inductor’s operation in the radio 
frequency spectrum.   
A proposed ferromagnetic material will be utilized to fill between and cover the 
copper coils of the inductor. The material must not short circuit the coils or reduces 
generated electric field by the induced current.  The magnetic material dipoles must align 
themselves easily and quickly in the presence of an electric field and have a low coercive 
force when subjected to an equal but oppositely directed electric field. A soft, highly 
permeable ferromagnetic material with less than 1um particle size is required to fill these 
criteria.  Additionally, the initial relative permeability of the magnetic material needs to 
be greater than 15K, have a curie temperature greater than 273 Kelvin and a resistance 
higher than 100K ohms.  
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3.2 Ferrite Formation 
The previous list of ferromagnetic criteria is met by manganese-zinc iron oxide 
(Mn1-x – Znx Fe2O4) as the chemical formula.  This material is highly resistive and 
achieves magnetic saturation quickly with low coercive forces in the presence of an 
electromagnetic field.  The high permeable material, ur  = 20K, begins permeability 
degradation at 1Mhz and continues to 500 Mhz radio frequency spectrum seen in Figure 
3.1 below.   
The formation of   MO - Fe2O4 is done by adding a divalent metal, in this case 
Mn1-x – Znx, to the iron oxide.  These are carefully mixed in stoichiometric amounts, ball 
milled for 2 hours and calcined at 900 Celsius for 3 hours allowing approximately 30 % 
conversion of the total mix to finished ferrite material.  This is followed by a 1 hour 
grinding process which is moistened by water and Aerosal or Kerosene and Vasol Amine 
220.  The mixture is spray dried achieving a powder that is pressed into a mold to form 
toroids.  At this stage, the powder appears to be brown in color and exhibits poor 
magnetic properties and curie temperatures.   A final conversion to all ferrite is done in 
an oven at 1380 Celsius for 12 hours in an air, nitrogen and oxygen environment.  The 
final ferrite material, in toroid form, meets the magnetic properties for a soft high 
permeable ferrite material [7] .  Figure 3.2 below is a flow chart describing the previous 
process.   
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Figure 3.1 Describing the Mn-Zn permeability role off with respect to increasing 
frequency [8]. 
 
 
Figure 3.2 Describing the Mn-Zn ferrite process for material formation [7]. 
 
 
 
MO Fe2O4 
Wet mix 
Filter dry crush 
Pre-sinter 
Grind and mix 
Evaporate Solvent 
Dry and granulate 
Press into shape 
Sinter in controlled atmosphere 
   Liquid and wetting agent 
Binder and solvent 
~ 2 hours 
~3hr - 900 Co calcination process 
~ 1 hour - Water-Aerosal or 
Kerosene and Vasol Amine 220 
Spray drying process 
40 ton/inch2 toroid formation 
1380 Celsius for 12 hours in an air, nitrogen and 
oxygen environment  
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3.3 Ferrite Spinel Crystal Structure 
This previous process description enables a microscopic view of the   MO - Fe2O4 
spinel crystal structure formation.  The spinel structure is defined as a closed packed 
cubic structure which is repeating.  Divalent ions, such as Mn 
+2
   and O 
-2
, are larger in 
size than trivalent ions such as Fe 
+3
.  However, certain divalent ions, like Zn 
+2
, have 
preferential sites of interest in the competition for available lattice sites in the spinel 
structure [8] . A unit cell of spinel structure is in Figure 3.3 below. 
 
Figure 3.3 Describing the unit cell structure of Mn-Zn ferrite material [7]. 
This unit cell can be broken into one octahedral configuration or viewed as two 
tetrahedral configurations which are repeated to in any ferrite material.  In this 
description, guide lines pertaining to the filling of lattice sites must be understood.  
Mentioned previously, divalent ions are larger in size than trivalent ions.  The trivalent 
ions, Fe 
+3
 , prefers tetrahedral sites to octahedral sites, while the metal divalent ion, Zn
+2
, 
also prefers tetrahedral sites.  But, due to size constraints to minimize lattice disruption 
and strain, the divalent ion, Zn
+2
, takes precedence over the trivalent ion of Fe 
+3
 [8] . The 
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divalent oxygen ion, O
-2
 , goes to octahedral sites and the metal divalent ion, Mn
+2
, goes 
to octahedral sites.   
From this description, a critical balance of manganese and zinc must be blended 
to achieve magnetic properties.  In Figure 3.4, if the blend during processing is all zinc, 
Zn- Fe2O4 there are no magnetic properties associated with this material.  However, if the 
mix is manganese, Mn- Fe2O4 the magnetic properties are regained and a high 
permeability is achieved.  A proportional amount of zinc added to the Mn- Fe2O4 
increases the magnetic moment, or the dipole alignment sensitivity to an applied 
magnetic field and reduces the Curie temperature.  From Figure 3.4 the addition of zinc 
cannot exceed 50% of the balance with manganese because the magnetic moment then 
begins to decrease due to the reduction of spin moments available in the lattice sites.  An 
optimal balance is 30 – 40% zinc with 60 – 70% manganese.  Additional factors include 
lattice stress due to firing, anneal temperatures and environments, particle density and 
domain wall interactions because of particle size [8].   
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Figure 3.4 Showing the Mn to Zn ratio to achieve high permeability [8]. 
With knowledge gained from the introduction of proportional amounts of zinc to 
the spinel structure, the grain size to permeability relationship will now be considered.  
Figure 3.5 below depicts the grain size reduction verse ferrite permeability loss.  At this 
point, defining particle size is typically more than one grain, with  the grain size defining 
a complete spinel structure of ferrite material.   From the inductor process flow criteria, a 
particle size less than 1um is ideal for on mask critical dimensions.  The Figure 3.5 below 
shows that any grain size equal to 10um will exhibit an initial permeability of 10K.  A 
linear relationship is exhibited with an extrapolation back to a zero grain size.  This 
extrapolation is not entirely accurate, for zero grain size can never be achieved and finite 
permeability must still exist with the presence of ferrite material.   
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Figure 3.5 Describing grain size versus permeability degradation [8]. 
Therefore, a projected permeability for less than 1um particle size reduces to less than 
500 (µ) relative permeability.  This permeability is an approximation and does not 
include particle density, interaction due to particle size reduction techniques, deposition 
of the ferrite material and spinel structure stress from preparation.      
3.4 Initial Magnetic Characteristics of  Mn1-x – Znx Fe2O4 
In order to discuss the magnetic characteristics of the material, dimension 
specifications and testing conditions need to be addressed.  The initial particle size of the 
toroids is 50-100um, with pressed and sintered dimensions of, O.D. - 2.03mm, I.D. – 
1.27mm and a thickness of 0.64mm.  These particular toroids received no coating and 
have an area of 0.0024 cm
2
 [9].  These dimension can be seen in Figure 3.6 below.   
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Figure 3.6 Describing the toroid dimensions [9]. 
These toroids are bound in layer seven and eight at positions seven, eight and nine 
during the firing process.  Using an LCR meter and a bridge unit to calibrate the circuit, 
an open, short and through measurement can be completed. The average permeability at 
10 Khz with 10 turns of 36 guage wire is 19.880 X 10 
3
 ( µ ) at an output voltage of 
0.01mV with an average inductance value of 137.96 nano-henries.  
Figure 3.7 describes the permeability role off with respect to operating 
temperature.  As the toroid approaches ambient temperature conditions the average 
permeability of a 10Khz through 100Khz sweep results in 20 X 10 
3
 ( µ ),  while 
temperatures greater than 70 C, result in permeability loss of the material.  At the point 
where temperatures approach 130 C, when all permeability is lost, the Curie temperature 
point of ferromagnetic material is reached.  At the Curie temperature the dipoles are no 
longer acting in unison with respect to the applied magnetic field and the internal 
magnetic field of the toroid decays rapidly directly affecting the materials permeability.   
A= 2.03 mm 
 
B= 1.27 mm 
 
C = 0.64mm 
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Figure 3.7 Shows the permeability with respect to operating temperature. 
Figure 3.8 determines the permeability with respect to frequency and is useful for 
showing permeability difficulties in radio frequency devices. The permeability of the 
material is related to the change in magnetic flux density with the change of applied 
magnetic field is can be seen in Figure 3.9.   
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Figure 3.8 Describing the ferromagnetic permeability vs. frequency [9]. 
 
 
Figure 3.9 Describing the applied magnetic field vs. magnetic flux density of the 
ferromagnetic material and the permeability calculation. 
 
Figure 3.9 also indicates the low coercive force of the material due to a narrow hystersis 
loop. In which the material under an equal and oppositely applied magnetic field will 
ur = ∆B/∆H 
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change dipole alignment easily when compared to hard high permeable magnetic 
materials.   
The usage of  Mn1-x – Znx Fe2O4 in radio frequency applications becomes 
dependent on particle packing density, frequency, particle size and material deposition 
thickness.  From the criteria, the on mask critical dimension is 7um wide by 3 um deep 
using a particle size of less than 1um, however, the received material has a particle size of 
50-100um and therefore is ball milled to meet the on mask dimension criteria.   
3.5  Particle Size Reduction using Ball Milling Technique 
The toroids were ball milled with ½ inch zirconium balls in a zirconium oxide 
container using a two-clamp laboratory mill (8000D SPEX CentriPrep Dual Mixer/Mill) 
to create a sub-micron powder.   This particle distribution was estimated using Sherrer 
analysis of the x-ray diffraction pattern of the powders acquired using the Rigaku 
DMAX-IIB powder diffractometer. The width of the diffraction peaks increases as the 
size of the crystallites that diffract the x-rays decreases and due to the presence of 
microstrains.  Peak broadening also occurs as the angle 2θ increases due to instrumental 
effects such as focusing of the x-rays, angular aperture of the detector and the nature of 
the sample [25]. 
                     (11) 
The (311) ferrite peak was chosen for calculating the particle size.  The Pearson 
type VII function was assumed to describe the peak. Figure 3.10 shows the (311) peak of 
the Mn-Zn x-ray diffraction pattern for 5 minutes and 60 minutes grinding processes. On 
deconvulation,   Kα1 peak was obtained which was analyzed for coefficient b, 
( )122 /1 −== mmeas bFWHMB
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proportional to the FWHM and the shape factor m [** ].  The measured FWHM can be 
expressed as                                              
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.10  (311) XRD peak of ferrite powder after 5 minutes and 60 minutes of 
grinding [10]. 
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The full width half maxima (FWHM) due to the particle size, Bparticle+strain can be 
obtained from the measured FWHM Bmeas.   
 
     
        (12) 
Assuming that the FWHM (Binst) does not change with grinding time, Bparticle+strain can 
be obtained.  The average particle size is then obtained using the Scherrer’s equation 13. 
 
           (13) 
In this analysis, if broadening due to strain is assumed to be negligible an average 
particle size was estimated to be ~ 50 nm.  The scanning electron microscope 
measurements give a particle size range as given in Table 3.1.   These results show that 
microstrains may have been caused as a result of the grinding process.  In addition, 
agglomeration of ceramic nano-particles produces an increase in the visible particle 
distribution [10]. 
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Table 3.1 Describing the resulting particle size from ball milling the toroids [10]. 
3.6 Ferrite Loaded Planar Inductors 
Since the beginning of the ferromagnetic material discussion, the intended 
application is to enhance a copper damascene-based planar inductor by filling and 
covering the coils.  The induced electric field generated by the current passing through 
the coils is coupled by the Mn-Zn ferrite deposition.  Magnetic dipoles in the ferrite align 
themselves in the direction of the electric field.  The internal magnetic flux generated 
from the ferrite increases the electric field concentration resulting in enhanced 
inductance.    Figure 3.11 describes the concept, in a cross-sectional schematic, of the 
non-filled and filled inductor coil.  The coupling of the generated electric field enhances 
the self inductance of each copper line.  Additional mutual inductance is contributed by 
current paths flowing in the same direction, adding to the net inductance produced.  Also, 
field lines coupled, focused by the magnetic material, as opposed to being dissipated to 
the air, increases the inductance value of the inductor previously described and shown 
again in equations 14, 15 and 16 below. 
 
               (14) 
Table I. Particle size resulting from grinding 
Grinding Time Particle Size 
5 min 50-100 µm 
60 min 250nm – 1 µm 
120 min 250nm – 1 µm (no change) 
ee lAL / N 2roµµ=
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 Associated with the inductance increase is the quality factor, which is frequency, 
inductance and resistance dependent is a calculation to the efficiency of the inductor.  
RLQ /ω=                                                                                         (15) 
Resistance is tailored by the insulating material, 3um of silicon dioxide, the 
substrate and the conductive quality of the copper.   
A
L
R
⋅
=
ρ
                                                                                                      (16) 
 
Figure 3.11 (a) and (b) Describing the 4-turne square spiral inductor (cross-section) with 
respect to ferrite filling a pattern. 
 
3.7 Post Magnetic Properties of Mn1-x – Znx Fe2O4 ball milling 
Once the ferrite material has completed ball milling, an electrophoretic deposition 
on a p-type 14-22 ohm-cm silicon substrate is performed and the sample is cleaved into 
1mm X 1mm X 525 um sample.  This blanket ferrite deposition, show in Figure 3.12 (a) 
below, is placed in a vibration sample magnetometer, schematically described in Figure 
3.12 (b), for permeability extraction using a hysterisis loop which views applied magnetic 
field to a sample and records the magnetic field density using equation 17, below.    
          
Pre-Ferrite  
4-Turn Square Spiral 
Inductor 
Ferrite Loaded  
4-Turn Square Spiral 
Inductor 
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                     (17) 
Where (B) is magnetic flux density and (H) is applied magnetic field and (ur) is relative 
magnetic permeability of the material.   
 
 
 
 
 
 
 
 
(a) 
 
 
 
         (b) 
Figure 3.12 Shows the sample blanket ferrite deposition (a) used for the vibration 
magnetometer and the schematic for the VSM tool (b).  
 
The ferrite sample is cycled vertically, in and out of the increasing applied magnetic field.  
The magnetic field direction is changed periodically to understand the resulting dipole 
alignment of the ferromagnetic material.   
Figure 3.13 below describes the resulting hysterisis loop from the blanket ferrite 
sampmle using the vibration sample magnetometer (VSM).  The resulting magnetic flux 
generated by the sample is on the order of milli-electromagnetic (memu) units with 
respect to an applied magnetic field.  This results in an approximate permeability of      
ur = ∆B/∆H 
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~1 ( µr ) for the nano-particle, 250 nm – 1um distribution.  Comparatively, the initial 
permeability of 20,000 (µr) for 50-100um closely packed ferromagnetic particles to a 
loosely packed fine particle size has significant permeability degradation with respect to 
post ball milling and electrophoretic deposition.   
 
Figure 3.13 Describing the resulting ferrite hysterisis loop with respect to applied 
magnetic field and collected magnetic flux generated. 
 
This large permeability loss places focus using a press-sinter process in the post 
electrophoretic deposition.  A press, or heavy weight placed on the substrate surface, is 
used to improve particle packing density and regain the materials unison dipole 
interaction.  While the sintering, or elevated temperature step, induces ceramic ferrite 
bonding to promote densification of the particles.  However, a thermal budget issue exists 
using copper as the conductive material.  The glass transition temperature of copper is 
approximately ~300 C with a melting point of 380 C.  These are significantly lower 
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compared to the melting point of iron ~ 2000 C.  This temperature gap strains the ability 
to sinter the material and reduces the possibility of improving the densification using a 
furnace or high temperature oven method.   
3.8   Conclusion 
From literature sources and VSM results, the ferrite particle size distribution is 
recommended to be no smaller than 10 um without significant permeability loss.  The 
decrease in electric field line coupling of the ferrite material with respect to inductor 
operation is seen in chapter VI which describes air coil inductance data with ferrite filled 
inductor data using a calibrated parameter analyzer for passive analog devices. Press-
sinter technique results are described, with and without ground plane and etched trenches 
without ferrite materials is viewed.   
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Chapter IV  
 
ELECTROPHORETIC PROCESS DEVELOPMENT 
 
Cathodic electrophoresis of nano-particle ceramic Mn-Zn iron oxide 
 
4.1 Introduction 
The basis of electrophoresis became understood by Reuss of Moscow University 
in the early 1800’s [24].  With his assistance, there was the realization of micron to 
submicron phosphorus particle deposition, which enabled advancements in high 
resolution cathode ray tubes in the 1950’s and most recently colored plasma screens.  The 
knowledge gained from the research is now being employed in ceramic, superconductor 
and alloy based materials. Electrophoretic deposition has high deposition rates with good 
uniformity and conformal coverage on non-planar surfaces [11,12].  Additional 
advantages include the ease of non-aqueous based solution preparation, low equipment 
cost and short setup time.   
An electrophoretically deposited particle undergoes a positive charging by the 
dissolution of magnesium-nitrate and lanthanum nitrate salts in isopropyl alcohol. The 
transportation of the particle to the substrate’s surface is provided by a directly applied 
electric field and is adhered to the substrate surface by a glycerol based surfactant.  These 
components contribute to a successful electrophoretically deposited nano-particle of 
manganese-zinc iron oxide (Mn-Zn Fe2O4 ) to the surface of a p (-/+) type, p/n junction, 
or n-type doped silicon substrate.   
4.2 Ferrite particle ( Mechanics of ) deposition  
The deposition of a ferrite particle can decomposed into three main steps: (i) the 
positive charging of the particle by magnesium nitrate disassociation, (ii) transportation 
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to the surface by an applied electric field and (iii) the adhesion/stiction of the particle on 
the surface by a surfactant and/or previous substrate preparation [13].  With these 
components being understood, the mobility of a particle under the influence of an electric 
field is dependent on the zeta potential of the particle.   
Zeta potential is defined as the electrostatic potential or velocity of the nano-
particle ferrite material due to an applied bias [13].  The slip plane or the ability of the 
charged particle to travel smoothly in the isopropyl medium is understood by a charged 
cloud surrounding the particle.  This charge cloud is a double layer and described by the 
presence of bound ions and a diffused layer.  The positively charged particle’s potential, 
assumed to be spherical in nature, degrades significantly as one moves a distance away 
from the outside edge of the particle and is seen in Figure 4.1 below.   
 
Figure 4.1 Describes particle potential with respect to distance from the outside edge of 
the particle [13]. 
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The particle’s velocity or mobility, density, concentration, and surface area under 
an applied bias dictates the mass that reaches the substrate’s surface shown in formula 8. 
∫=
t
0
CvAdtM α                                                    (8) 
WhereM is the mass of the material, α  is the fraction of the material that reaches and 
adheres to the cathode, C is the concentration of the material in solution, v  is the 
velocity under the electric field, t  is the time of deposition and A is the area of the 
cathode [11, 24].  While v  is the particle’s velocity in the presence of an electric field 
and is calculated by equation 9, 
                                i/kA) u(  Eu   v ==                                                     (9) 
where k  is the specific conductivity of the solution,  i  is the average current density 
during deposition and u  is determined by the zeta potential measurement of charged 
particles found in equation 10. 
 
                                  µξε/ u =                                                                (10) 
ε is the permittivity(18.3) and µ  is the viscosity of the isopropyl alcohol (2 cP).   
With the above set of equations and a known zeta potential described in Figure 4.2 
below, an approximation of ferrite mass deposition on the silicon surface can be 
calculated [11,14].   
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Figure 4.2 describes the Zeta Potential of a ferrite particle with respect to magnesium-
nitrate concentration. 
 
 4.2.1 Hand calculation discussion 
With known variables, hand calculations regarding the mass of the ferrite 
material deposited on the cathode surface are possible.  Difficulties in the hand 
calculations are encountered by; (i) a self-limiting deposition reducing the average 
particle’s velocity or mobility (ii) changing particle density due to non-spherical 
particle size affecting volume (iii) doped (p/n) silicon substrate not having ideal 
conductor characteristics. These calculations describe ferrite material deposition 
on a full wafer, 78 cm
2
 surface area, with an assumption of α , a measure of the 
amount of deposited ferrite that remains on the cathode surface, being equal to 1.    
The use of predicts 149 mg and actual average of 152 mg of ferrite 
material adheres to the p-type substrate over the deposition time of 17 minutes.  
Therefore an uncertainty of error is introduced when assuming that α  is ~ 1 
and/or the zeta potential has not been changed due to solution preparation 
variability.  This hand calculation exercise provides only an insight into the 
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deposition mechanics.  While a focus on empirical data fitting will enhance the 
accuracy/prediction of the ferrite deposition.  
4.3  Ferromagnetic material preparation 
 
The ceramic ferrite powder is prepared at a specific Mn /Zn/ and Iron oxide ratio 
to provide high permeable toroids for wide bandwidth filters in communication 
applications while still operating over a range of temperatures.  The toroids used had a 
permeability of 20,000 µ  and  was formed by pressing the powder at 40 tons/inch2 , 
followed by a sinter at ~1350 
o
C for 8 hours in an oxygen rich environment.  This high 
temperature environment completes the Mn-Zn Fe2O4 spinel structure of the toroid and is 
further investigated in chapter V. This closely packed structure enables the ferrite dipoles 
to act in unison in an applied electric field for the generation magnetic flux.   
The toroids were ball milled with ½ inch zirconium balls in a zirconium oxide 
container using a two-clamp laboratory mill (8000D SPEX CentriPrep Dual Mixer/Mill) 
to create a sub-micron powder.   This particle distribution was estimated using Sherrer 
analysis of the x-ray diffraction pattern of the powders acquired using the Rigaku 
DMAX-IIB powder diffractometer. The finalized ferrite powder is reduced from a 
particle size distribution of 50um-100um down to 5-10um distribution after a 5 minute 
milling process.  While after 1 hour of milling the particle size distribution became 250 
nm to 1um and after 2 hours no change is exhibited by the Mn-Zn Fe2O4 spinel crystal 
structure.  This particle distribution was tested by X-ray powder diffraction to view the 
change in the ferrite spinel crystal structure. The X-ray diffraction peak (3 1 1) at the 
35.1
o
 angle of incidence describes no change after 2 hours of milling.  A scanning 
electron microscope provided further evidence of the particle size distribution after the 
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ferrite material is electrophoretically deposited to the p-type substrate [25].  More details 
of the ferrite preparation and particle analysis are in chapter V.       
4.4 Equipment and setup 
 Initial probing experiments are conducted with a simplistic electrophoresis cell 
configuration.  Using alligator clips for substrate connections, ring stands for 
anode/cathode supports and generic polymer based solution bath containers, a proof of 
concept in ferrite deposition on a variety of prepared substrates could be demonstrated. 
Electrophoretic cell design and modeling, from the phosphorus deposition 
experimentation, reduced edge effects during deposition while increasing deposition rates 
and uniformity.  This knowledge base enabled an opportunity for an electrophoretic cell, 
anode and cathode, redesign to improve deposition repeatability for a future production 
process. By primarily using Teflon materials, stainless steel anode-cathode connections to 
elongate electric field lines and improving anode surface area the redesign is described in 
Figure 4.5, with a reduction in current crowding show in Figure 4.4, while the simplistic 
cell design is described in Ffigure 4.3 below.   
 
Figure 4.3 Showing the solution bath, anode and cathode w/ power supply- setup for 
initial probing experiments. 
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A new 100mm full wafer holder made from Teflon with a cathode formed from a 
ring of stainless steel which uniformly distributes the applied bias to the substrate surface 
enhances particle deposition characteristics.  This uniformly distributed field assists in 
reducing edge effects during the deposition.  Edge effects occur due to current crowding 
on the boundaries of the substrate during the deposition process.  The cathode connected 
substrate is immersed in a sea of positively charged ferrite particles, and these particles 
are competing for the most direct path to the opposite bias.  Edging effects cause non-
uniform deposition or a pile up of material to occur around the edges of the cathode 
substrate.  The recessed insulator- conductive ring (cathode) configuration improves 
ferrite particle coating uniformity across the full substrate by extending the electric field 
lines for smooth particle motion, as opposed to crowding the particles to the nearest 
negative surface potential, this can be seen in Figure 4.4 below.   
 
Figure 4.4 Describing the full wafer reduction of current crowding in the solution bath. 
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The 78 cm
2  
surface area substrate deposition requires 2-liters of ferrite particle 
solution, vertically positioned, which was mixed according to the 1-liter solution bath 
preparation conditions.  Only 1.25 liters of solution are prepared for a horizontal 
positioned deposition.  In the horizontal experimental setup, the cathode is placed on the 
bottom of the solution bath and anode on the surface, providing a gravity assisted 
deposition. Figure 4.5 (a), is a picture of the electrophoretic deposition wafer holder, 
while Figure 4.5 (b), shows the assembly schematic of the holder.   
 
 
             
 
   (a)     (b) 
Figure 4.5 Describing the (a) 100mm substrate holder used to electrophorectically 
deposit submicron ferrite material with (b) a schematic of the anode and cathode showing 
edge effect reduction due the insulator-ring design.   
 
4.4.1 Solution bath agitation and magnetically enhanced deposition(MED) 
 
 During the deposition process, ferrite material settling contributes 
to challenges in repeatable film uniformity, deposition rate and filling of patterns.  
Solution bath agitation was investigated to continually maintain ferrite particle 
suspension during the deposition process.  One approach to solve the settling of 
ferrite particles is by an aeration method, which utilizes compressed air through 
polyurethane tubing with holes penetrated into the tube at repeated distances and 
diameters.  This aeration method focuses on ferrite particle suspension but not 
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improving particle packing density in patterning filling.  A combination of 
aeration and magnetic field has the potential to increase deposition characteristics.      
The addition of a magnetic field is employed to direct the ferrite material 
into efficient pattern filling.  This approach is researched to increase ferrite 
particle interactions by a weak to moderate magnetic field placed in or behind the 
solution bath for particle attraction.  Initially, an electromagnet, using a 
commercial available 40,000 (µ) permeable toroid core, was formed to tailor the 
magnetic field with respect to the number of windings and the current applied 
shown in Appendix E.  Conceptually, the electromagnet is pulsed periodically 
during the deposition process. This instantaneous applied magnetic field in the 
direction of cathode deposition, densifies the deposited ferrite material on the 
substrate’s surface.  An electromagnetic requires numerous windings and high 
power before effectively forming a greater than 1000 Oersted magnetic field.  
These constraints challenge the distance and strength to which the magnetic field 
extends into the solution bath.   A different technique uses a permanent magnetic 
with a known magnetic field and is discussed in Appendix D, ~1500 Oersted is 
equivalent to a typical refrigerator magnetic.  Approximately, ~5000 Oersted is 
necessary to effectively attract ferrite material over a 78 cm
2,
 100mm silicon 
wafer, surface area.  Figure 4.6 has been modified to describe the concept of 
magnetic position and field used for increasing particle packing density.  
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Figure 4.6 Describing the permanent and electromagnetic placement in 
respect to the silicon substrate. 
 
4.4.2  Sintering and particle packing density 
 
Sintering in silicon processing describes enhancing the intimacy between 
two material interfaces; in terms of electrical conductivity, stress and surface 
roughness reduction.  A sintering step in the post electrophoretic deposition 
process has thermal budget constraints regarding the use of copper and is 
employed to enhance the magnetic characteristics between nano-ferrite particle’s 
on the surface.  At elevated temperatures, the diffusion of copper into the 
substrate leads to electrical shorts and undesired surfaces currents which can 
destroy devices.   Therefore, the ambient surrounding the sinter is critical to 
prevent copper diffusion while enhancing the intimacy of the ferrite particles.    A 
proposed press-sinter technique involving a weighted object placed on the 
surface, equivalent in diameter and surface area, of the substrate during the 
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sintering process will increase particle packing density. A 2 hour, ~200 C
o
 air 
environment is chosen for the sinter process. The purpose of improving particle 
packing density is to increase the overall permeability of the ferrite material by 
forcing magnetic domain to produce a net magnetic flux during the inductors 
operation.   These issues are discussed further in chapter V, pertaining to the 
reduction of permeability with particle size.  Figure 4.7, describes the sinter 
process setup.   
 
Figure 4.7 Describing the sintering process setup for ferrite loaded planar 
inductors.   
 
 
4.5 Electrophoretic deposition experiments  
The following probing experiments began development of the electrophoretic 
deposition process for nano-particle ferrite material.  Substrate dimensions for patterned 
and non- patterned conditions are; 525um thick - 100mm diameter doped silicon wafers.  
Investigated for experimentation purposes were; 14-22 ohm-cm p-type, heavily doped p-
type, 1-4ohm-cm n-type and 14-22 ohm-cm p-type oxide etch patterns.  The first patterns, 
using a 436nm-lithography minimum resolution mask, containing features from 1um to 
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9um in 1um increments showed ferrite deposition selectivity.  The second inductor coil 
pattern experiment was with the processing mask containing on mask features of 7um, 
11um and 15um wide coil traces.  Both patterns are obtained with 2500 angstroms of 
thermal oxide on p-type, 14-22 ohm-cm wet etched with a buffered hydrofluoric acid 
solution.  Table 4.1 below shows the electrophoretic deposition conditions of the previous 
probing experiment.      
First, a sample set of 0.5 g ,1.0 g and 1.5g of  magnesium nitrate is dissolved with 
1g of lanthium nitrate in 100ml of isopropyl alcohol and mixed for 20 minutes to 
complete solution A.   During the formulation of solution A, a glycerol and isopropyl 
alcohol solution is prepared containing a 1:1 ratio,  X ml/ Y ml, establishing solution B.  
A volumetric amount, 20 ml, of solution A and 5ml of solution B is added to 975 
milliliters of isopropyl alcohol with 1.5g of ferrite material and mixed for 30 minutes.  
The electro-chemical deposition is observed under 100V, 200V and 320 V bias 
conditions connected to the substrate by alligator clips with a constant ~3 cm electrode 
spacing to maximize the solution bath current.   These probing experiments are captured 
in Table 4.1 below to provide further clarification. 
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Solution bath conditions
Mag.Nit(g)/ La.Nit(g)/Glycerol:IPA(x:y)/bias (p)14-22 ohm-cm (p)heavily doped (n)1-4 ohm-cm
(p) test 
patterned(2500A
o
)
(p) inductor 
coils(2500A
o
)
0.5/1.00/1:1/100VDC
0.5/1.00/1:1/200VDC
0.5/1.00/1:1/320VDC
1.0/1.00/1:1/100VDC
1.0/1.00/1:1/200VDC
1.0/1.00/1:1/320VDC
1.5/1.00/1:1/100VDC
1.5/1.00/1:1/200VDC
The experimental conditions for the electrophoretically deposited substrates 
Wafer conditions(p=boron, n=Arsenic)
Table 4.1 Describing the experimental conditions viewed to optimize ferrite deposition. 
4.5.1 Electrophoretic deposition data collection 
An Agilent Digital Mulitmeter connected with Lab View software  enables 
the collection of DC current in the solution bath over a 17 minute time period to 
view the changes in Mg(N03)2 concentration and applied bias.  In addition to 
collecting the current with respect to time, the silicon wafers are weighed before 
and after each deposition condition to develop a rate of ferrite particle deposition 
on the surface of the substrate.  At this time, no additional sample preparation is 
done before the nano-particle ferrite electrophoretic deposition. 
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4.5.2 Current degradation and average calculation example 
In section 4.6, table 4.2 describes peak current followed by five data 
points averaged to establish the steady state current.   Figure 4.8(a) shows an 
example using the data for the 320V bias condition used in Table 4.2.  The peak 
current takes place within 2-5 seconds of the bias being placed on the ferrite 
solution bath.  The current degradation point is established approximately 3 
minutes or 200 seconds into the deposition and the following “upward arrows” 
describe the five locations used to calculate the average steady state current. 
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Figure 4.8 (a) showing an example of the peak current measurement and the five 
average data points in the steady state. 
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4.6  Probing experiment results 
 
The first set of experiments describe increasing disassociation of magnesium 
nitrate with respect to applied bias.  Disassociation is studied with 0.5 g, 1.0g and 1.5g of 
magnesium nitrate in the solution bath under the 100V, 200 V and 320V bias conditions.  
These results can be seen in Figures 4.8 (b), 4.9 and 4.10.   
 
100 V bias - Current vs. Time
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Figure 4.8 (b) Describing a 100 V DC bias  applied  to the ferrite deposition solution 
bath. 
     
In Figure 4.8 (b), the 100 V bias, at 9.67 mA, results in a higher net plating 
current for the 0.5g - Mg(N03)2  mixed solution.  There is a significant current peak 
occurring with 1.0 g and 1.5 g concentrations, of  8.33 mA and 9.63 mA.  This result 
becomes more significant with increasing bias conditions.  This current spike indicates a 
~3 minute time frame at which the ferrite particles are under the highest mobility due to 
the applied electric field.  The charge becomes depleted from the bath and the non-
aqueous based solution approaches a steady state current at ~5 minutes.   
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The results from increasing disassociation under a 200V bias are found in Figure 
4.9 below.   
200V bias - Current vs. Time
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Figure 4.9 Indicates an applied bias of 200 VDC over 15 minutes. 
 
Figure 4.9 describes the 200V-0.5 g solution mix to have a current spike of 76.6 mA due 
to the initial applied bias and reaches a steady state current of 24.9 mA in approximately 
4 minutes.  These two bias conditions describe the 0.5g magnesium nitrate disassociation 
to have the highest current which directly impacts the amount of ferrite deposition.  The 
1.0g and 1.5 g solutions have 17.1 mA and 22.5 mA peaks while reaching a five point 
average of 16.22 mA and 15.22 mA.    
The 320V bias condition describes the 0.5, 1.0 and 1.5g- Mg(N03)2 disassociation 
solution bath to have a significantly higher initial current compared to the 100V and 
200V solution baths.   
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320 Vbias - Current vs. Time
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Figure 4.10 Describing a 320 V DC bias applied  to the ferrite deposition solution bath. 
 
From Figure 4.10 the 320V-0.5g solution achieves a maximum, or peak, of 260 
mA, while the 1.5g ferrite solution reaches 304 mA and the 1.0g solution peaks at 148 
mA.  A similar steady state current is achieved by each solution bath at 320 V bias.  The 
1.5g solution charge degrades quicker than the 0.5g, but maintains a 4 mA higher current 
in the remaining 5 minutes of ferrite deposition, while the 0.5g average deposition is 8 
mA higher for points past the degradation times. This higher final current enables small 
charged particles to reach the cathode and fill remaining voids caused by particle size 
distribution.    The 320V bias and 1.5g magnesium nitrates becomes the focus due to the 
higher initial and steady state current found in figure 4.10 to promote improved ferrite 
filling due to the particle distribution.  Table 4.2, describes the bias condition, 
disassociation constant compared to the maximum current (peak) and five points 
averaged past the degradation time.   
From these initial experiments, studying magnesium nitrate disassociation verses 
bias condition, the highest deposition rate, uniformity and conformal coverage can be 
obtained for inductor coil pattern filling.  This is described by the 320V – 1.5g 
magnesium nitrate disassociation and is repeated in section 4.7.  
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Bias Condition Diassociation amount(g) Max. Current(mA) 1 2 3 4 5 Average of Locations
0.50 10.80 10.27 9.69 9.50 9.39 9.49 9.67
1.00 8.33 6.62 6.42 6.55 6.85 7.06 6.70
1.50 9.63 7.08 6.66 6.85 6.56 6.43 6.72
0.50 76.60 27.30 25.90 23.60 24.10 23.90 24.96
1.00 17.10 17.30 16.30 15.50 16.60 15.40 16.22
1.50 22.50 17.39 15.42 16.55 13.50 13.18 15.21
0.50 260.00 170.00 86.60 69.50 61.40 40.00 85.50
1.00 148.00 49.70 44.40 38.08 34.90 34.10 40.24
1.50 304.00 152.00 61.50 55.90 51.10 45.40 73.18
100VDC
200 VDC
320 VDC
Current @ five locations near steady conditions(mA)Bias vs. dissociation experiments
Table 4.2 Describing the bias vs. dissociation experiments for initial probing 
experiments. 
 
4.7 Deposition Rate on 14-22 ohm-cm p-type substrates 
The deposition rate experiments are completed using four samples, 14-22 ohm-cm
 
p-type substrates, at different bias conditions using the solution bath of 1.5g dissolved 
magnesium nitrate in 100V, 200V and 320V over 15 minutes of deposition.     
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Figure 4.11 Indicating the ferrite deposition rate.  
 
Figure 4.11 shows the highest deposition rate to be 19 mg/min at 320V compared to 7 
mg/min and 11 mg/min at 100V and 200V bias’s.  A fourth experiment at 320V indicates 
charge reduction from solution bath usage due to the ferrite deposition at the cathode.  
Shown in Figure 4.12 below, the deposition resulted in 15 mg/min at 320V bias when 
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compared to the previous experiments.  From this data the ferrite deposition bath, charge 
and particle degradation, over four plating attempts results in a deposition rate reduction 
over time.    
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Figure 4.12 Describing the 320 V bias-1.5 g deposition rate after solution bath usage. 
4.8 N-type, heavily doped and patterned substrates results  
Probing experiments observing a heavily doped p-type substrate, patterned p-type 
substrate as well as an n-type substrate is researched for pattern filling and p+/n diode 
selective plating.   
4.8.1 N-type 
The n-type wafer resulted in a steady state current with no ferrite 
deposition occurring due to a reverse bias metal-semiconductor junction forming 
at the cathode electrode.  This result is further discussed below in section 4.9.1.   
4.8.2 Heavy doped verses 14-22 ohm-cm 
Oppositely, a heavily doped boron substrate having increase number of 
holes available to the forward bias metal-semiconductor junction cathode 
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electrode, with lower substrate resistivity is shown to have an increase deposition 
rate and improved ground plane conductivity when compared to lower doped 
wafers.    Figure 4.13, describes this result.  
Full Wafer Electrophoretic Depositoin vs. Time - Doped Wafers
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Figure 4.13 Describing substrate plating current to a heavily doped p-type substrate. 
 
In addition to Figure 4.13, Table 4.3 describes the deposition rate extracted from the 
deposition of Figure 4.13 by weighing the samples before and after deposition and 
dividing by the total plating time of 17 minutes.  When the current and deposition rate of 
the heavy doped silicon is compared to the 14-22 ohm-cm , a significant difference is 
noticed in results.  The lighter doped semiconductor surface has higher deposition rates 
and current.  Shown in Figure 4.13, the full wafer non-patterned substrate reached a zero 
current condition, however, electrophoretic deposition continued.     
Wafer I.D. Before After 
Deposition 
Rate(mg/min) 
wafer1(no pattern) 9.471 9.617 8.582 
wafer2(pattern) 9.477 9.522 2.629 
 
Table 4.3 Showing the deposition rate of the ferrite material. 
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Even though zero current was achieved during the electrophoretic deposition, the 
result described improved deposition rates compared to the patterned deposition and 
similar deposition rates to a 200V-1.5g deposition on a non-patterned 14-22 ohm-cm.  
This result also indicates a required patterning step to remove the thermally grown oxide 
around the ring of the p-type wafer and backside to improve conductivity between the 
cathode connection of the doped silicon wafer.  This change will improve deposition rates 
on heavily doped p-type patterned substrates.   
4.8.3 Patterned deposition on 14-22 ohm-cm substrates 
A patterned 14-22 ohm-cm p-type wafer deposition shows success of a 
thermally grown oxide in blocking ceramic ferrite deposition.  This can be seen in 
a test pattern provided by a GCA G-line stepper with features from 1um to 9um in 
resolution in 1um increments wet etched in 2500 angstroms of oxide.  A solution 
bath composed of 1.5g - magnesium nitrate under a bias condition of 320VDC 
shows pattern filling seen in Figure 4.14 below.   
 
 
Figure 4.14 Shows the test pattern in  2500  angstroms of oxide. 
 
From Figure 4.14, the pattern is filled by nano-paticle ferrite material on the 
bottom two-thirds of the wafer, while the top one-third is used for connection for 
the bias clips.    There is a decrease in uniformity at or near the edge of the 
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isopropyl fluid level due to settling of the charged ferrite material and stray 
electric field effects in the solution bath.  This poor uniformity near the surface is 
consistently 2-3mm in width when plated in 1 liter of solution during vertical 
positioning plating.    The electrophoretic current versus time is plotted in Figure 
4.15 below with 1.5g of magnesium nitrate at 100 V, 200 V and 320 V bias 
conditions.   
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Figure 4.15 Depicting the plating current with respect to time. 
 
The change in bias condition directly affects the deposition rate of the nano-
particle ferrite.  This can be seen in Figure 4.17 below, with 47.7 mg/min at 320V, 
9.07 mg/min at 200 V and 2.67 mg/min at 100 V.   
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Figure 4.16  Ferrite deposition rate dependence on solution bias conditions for 
inductor coil pattern filling. 
 
In addition to the deposition rate and solution bath current, Figure 4.17, 
SEM, shows the filling of the ferrite with respect to the 2500 angstrom thick 
inductor coil pattern.  Two distinct black lines with arrows are observable in the 
SEM picture below.  The first line, labeled “1” is an inductor coil which has been 
etched into 2500 angstrom of thermal oxide for 1 minute, ~1100 angstrom  deep, 
while the second, labeled “2” is the 2500 angstrom ferrite filled pattern etch, 
which took 3 minutes in buffered hydrofluoric solution using a second 
photolithography step.   
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Figure 4.17 Describing a 11um wide - 2500A
o
 deep coil pattern filled with ferrite 
material at 200 VDC bias. 
 
The SEM photography, in Figure 4.17, shows a ferrite filled 11um wide 
2500 angstrom deep coil in thermally grown oxide on a p-type silicon substrate.  
A scale in the SEM image aids in approximating the particle size distribution, 
from 0.5um to 2um, in post deposition.  Skepticism is required in viewing these 
results.  An agglomerated particle can form during the deposition causing a very 
large particle to develop which may not accurately describe the particle size 
distribution suspended in the solution.    
4.8.4 Mg
+2
  - polymer with respect to applied bias 
 From Figure 4.17 near label “2”, SEM, a cracked film below the ferrite 
material is noticeable.  Magnesium nitrate can separate from the solution due to 
the applied electric field.  This Mg
+2
  - polymer layer has been deposited to 1um 
in thickness creating a highly resistive background only slowing ferrite 
deposition.  The thin film stress is dependent on the applied bias to the solution 
bath and has rendered no apparent conflict with the electrophoretic deposition of 
the nano-ferrite material.  This increasing stress in the organic polymer film at 
1 
2 
2 
1 
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320VDC bias promotes substrate adhesion due to the morphology of the film 
creating more sites for the ferrite particles to become impregnated and pinned 
under the film, seen in Figure 4.18 below.  In SEM photograph’s, such as Figure 
4.18, the ferrite material can deposit before the formation of the film.  This pins 
the ferrite particle to the surface of the substrate during and after ferrite 
deposition.         
               
Figure 4.18 Describing a pinned ferrite particle due the magnesium nitrate film 
formation. 
 
In addition to the stress formed due to deposition bias, the ferrite particle, 
which is pinned under the polymer layer, leads to film cracking seen in Figure 
4.18 above.  The combination of pinning and the surface morphology of the 
magnesium nitrate film holds the ferrite material to the substrates surface which 
increases the adhesion.  
The magnesium and lanthium, with 
+
2 charge, require only -2.3V to 
collect electrons to achieve charge balance. While the organic based solution bath, 
glycerol and isopropyl alcohol begin bond separation at -3V potential.  The 
organic separation potential, ~3V, can deviate up to -4.6V without a reference 
electrode for additional verification.  Two scenarios exist due to this separation 
potential and magnesium/lanthium charge coexistence in the solution bath.  A 
Ferrite 
particle 
Polymer 
like film 
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magnesium/lanthium hydroxide group can form ( Mg(OH)2 ) or the isopropyl 
alcohol and glycerol surfactant can break down forming an acetone formulation 
with a double bond which can collect resulting magnesium/lanthium and oxygen 
residing in the solution bath.  Additional investigation, using SEM/EDX, into the 
film composition by Charles Evans analytical services is viewed in appendix C.    
A ferrite film has been deposited to 4um in thickness in 30 minutes of 
plating and can be seen in Figure 4.19 below.   
 
Figure 4.19 Describing a cross section of a electrophoretically deposited ferrite 
material on a p-type substrate. 
 
From the SEM image in Figure 4.19, the ferrite deposition contains 
varying topography and has several microns of surface roughness due to the 
particle filling. Agglomeration at the surface during deposition and repulsion due 
to particle charge are factor that influence ferrite film uniformity.       
4.8.5 Full wafer holder ferrite deposition results 
The full 14-22 ohm-cm p-type substrate was placed in the electrophoretic 
deposition holder in Figure 4.20 to understand the effects of electrophoretic 
deposition on large area surfaces. Until this point, partial substrate coverage has 
been used for substrate conservation and ease of solution bath preparation.  
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Experiments using two 1-liter mixtures of 1.5g magnesium nitrate under an 
applied bias of 320 VDC, a clear holding tank, and a full wafer deposition holder, 
were used to complete the data collection seen in Figure 4.20 below.   
 
Figure 4.20 Describing the full wafer ferrite deposition system. 
 
The electrode spacing in the full wafer plating system is space 3cm and 
was maintained at this distance for the experiments.  Figure 4.21 shows a 
comparison of an agitated solution to a non-agitated solution.  This agitation by 
100 sccm of compressed air enables the nano-particle ferrite material to be 
circulated in the solution bath to promote additional ferrite deposition.  The 
320VDC biased cathode is located on the bottom of the solution tank and is aided 
by settling of the ferrite material during the deposition.  Figure 4.21 describes the 
current of the solution bath over a period of 15minutes. 
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Figure 4.21  Showing an agitated compared to a non-agitated ferrite deposition 
bath. 
 
The non-agitated bath reached a peak of  
780 mA while the agitated bath achieved only 80 mA.  An agitation of 
compressed air reduced the amount of plating due to location of the aeration tube.  
The tubes location was placed on the side of the bath in attempt to drive the 
settled material from the outside edges and corners.  This agitation forced the 
nano-particle ferrite material to settle on top of the wafer holder and not circulated 
around the bath which leads to a decrease in deposition current and material 
compared to a non-agitated bath.  However, the stainless steel ring and backing 
plate uniformly distributed the electric field on the p-type substrate to decrease 
edge effects and improve film uniformity.   
4.9 Result discussion 
These experiments focused on changes in applied bias and magnesium nitrate 
disassociation in the solution bath to electrophoretically deposit nano-particle ferrite 
material to the surface of a patterned and non-patterned 100 mm diameter p-type and n-
type substrates.  The separation of magnesium nitrate during deposition does not hinder 
the ferrite’s ability to adhere to the surface.  In most circumstances, the stressed film, due 
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to bias conditions, creates a surface condition to increase adhesion of the ferrite material.  
However, an attempt to plate a ferrite material on a n-type substrate was not successful 
due to the reverse bias conditions setup by the Schottky Barrier diode configuration.  
Adhesion by the nano-particle ferrite material was enhanced, before depositions due to a 
silicon dioxide wet etch for both patterned and non-patterned conditions.  A possible 
increase in surface roughness, due to these processing steps, allowed for increased 
adhesion which improved adherence on the surface, opposed to p-type substrates with no 
previous processing steps.  A light tapping of the untreated p-type substrate on a firm 
surface, after the isopropyl alcohol evaporated, loosened the material which equates to 
approximate adhesion of ~50-100 newtons [15].  Isolated locations of ferrite material 
remained, but a large quantity of the material had a loss of adhesion from the substrate’s 
surface.  On average this amounted to a tenth of a gram compared to the several tenths 
which became deposited on the substrate’s surface. Therefore, a critical combination of 
bias conditions, substrate preparation and magnesium nitrate disassociation in the bath 
determines the uniformity, deposition rate and adhesion of the nano-particle ferrite 
material deposition.    
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4.9.1 N-type plating discussion 
A metal-semiconductor interface is commonly referred to as a Schottky 
Barrier diode, shown in Figure 4.22.     
 
                 Figure 4.22 Describing a Metal – Semiconductor junction or Schottky Diode. 
 
Comparing the n-type to the p-type substrate, a p-type silicon acts like a 
forward biased metal-semiconductor junction. The energy barrier is lowered 
causing a hole carrier, or positive charge, from the boron doped semiconductor to 
recombine with an electron at the cathode.  The need of the semiconductor to 
continually replenish positive charge causes the p-type substrate to pull positively 
charged ferrite material from the solution bath towards the semiconductor  surface 
for deposition.  At this point, the positive charge is consumed and the process 
rapidly repeats.   
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Figure 4.23 Reverse biased condition of the metal-semiconductor interface or 
Schottky Barrier Diode. 
 
In the case of the n-type substrate, Figure 4.23 above, the energy barrier is not 
lowered and the metal-semiconductor surface does not reach forward bias.  This 
surface is reverse biased which increases the energy barrier, prevents positive 
charge from the solution, from reaching the surface.  This resulted in no ferrite 
deposition on the n-type substrate surface.     
4.9.2 P+/n diodes and electrophoretic deposition 
Patterned silicon dioxide, using an n-type silicon substrate, is heavily 
doped with p+ to form a p+/n junction or diode.  This oxide is then completely 
stripped once the drive in for the p+type diffusion step is finalized. These details 
are provided in Table 4.4 below.   
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Table x: Describing p+/n diode process 
Process step 
number Process performed 
1 
N-type wafer obtained and 
RCA cleaned 
2 Oxide growth ~ 2500A
o
 
3 Pattern step - strips lines 
4 
Wet etch step to open 
windows for p+ dopant 
5 
Spin on dopant using 
borosilicate glass 
6 
Drive in step using p+ 
tube ~1100 C @ 4 hours 
7 Strip remaining oxide 
8 Electrophoretic deposition 
Table 4.4 Describing the process flow for diode formation. 
  Shown in schematic 4.24 below, the biased solution bath, anode and 
cathode connections, places the diode into forward bias.  This reduces the number 
of holes available to the surface causing the positive charge ferrite material to be 
attracted to the surface. The ferrite looses charge at the surface and adheres to 
only the p+ regions.    
           
Figure 4.24 Describing a schematic of p+/n doped junctions or diodes used to deposited 
ferrite material. 
 
Figures, 4.25 (a) and 4.25(b) below of SEM’s describe the previous 
process steps for diode formation and the selectivity to the p+ type surface.   
Solution 
Bath 
Interface 
N-Type 
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P+Type 
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bias 
+ 
_ 
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Figure 4.25 (a) and (b) SEM showing the p+ diode ferrite deposition. 
Seen in Figure 4.25 (a) and 4.25(b), SEM images, a thin layer of ferrite 
plating occurs on the n-type substrate while the p+ regions have a thicker 
deposition.  These results show the ability to create selective ferrite deposition by 
means of an insulator surface or changes in doped surface conditions. This creates 
numerous possibilities in process flow design and the integration of ferrite 
material into magnetic devices.   
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Chapter V 
INDUCTOR PROCESS DEVELOPMENT 
Ferrite loaded micro-inductor layout and fabrication 
 
5.1 Introduction 
The presence of inductors in radio frequency based circuitry such as voltage 
controlled oscillators, low pass filters and bandpass filters contribute to real-estate 
shortages in layout.  These passive components consume, when compared to active 
CMOS components, a large surface area.  Advancements in passive component 
modeling, layout and fabrication techniques enable inductors to be manufactured area 
efficient.  This directly increases the die per wafer and the number of components from 
wafer to wafer.   
5.2 Inductor layout 
The use of Mentor Graphics layout software package included AMPLE 
programming to aid in the mask level design of inductors.  The snap grid feature allowed 
organization of different inductors sizes, ranging from a four turn inductor with 15 um/ 
11um( conductor width/conductor spacing), 11um/11um, and 11um/15um coils. These 
square spiral inductors are 337um X 337um for a total area of 113 cm 
2
.  The AMPLE 
programming code can be seen in Appendix F , while the 11um/11um layout is in Figure 
5.1 below and the entire mask is in Appendix A.  In addition to inductor coils, Vander 
Paw features and test structures were added for device integrity and network analyzer 
calibration.  These test structures included an open circuit, short circuit, as well as thru 
circuit for surface and bulk parasitic calibration.  Each design made use of the ground – 
signal – ground (G-S-G) configuration for future high frequency testing. This (G-S-G) is 
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essential in removing parasitic capacitances and eddy current losses during impedance 
analyzer testing. 
 
 
 
 
Figure 5.1 Illustrating the layout of the inductor coils and test structures.   
 
From Figure 5.1, moving left to right, the first two coils have different ground 
configurations.  The first inductor coil contains no ground to the substrate while the 
second coil is etched to the substrates surface for a ground contact.  This provides a route 
for parasitic’s and fields generated from the inductor coil during testing to be sent into the 
grounding for circuit completion and is defined later being 1-port or 2-port 
measurements.  The first two coils have a third level lithography/etch for the 
electrophoresis deposition of ferrite material to fill between and on top of the coils.  The 
next set of coils, third in from the left, receive no etch and are comparison devices for 
ferrite loaded coils verse non-ferrite loaded coils.  These air coil inductors, third and 
fourth structures, are with and without ground configurations for testing comparisons.  
While the final test structures are calibrations devices, which are 337um long and the 
width of the conductors in that row (11um or 15um), which includes resistance test 
structures, short and open for impedance analyzer calibration.  A Vander Paw structure is 
located in the corner of each die for film resistivity measurements of copper.  Layout is 
configured to probe station limitations and is discussed further in the next section. 
1-port  1-port 2-port R-test Short Open 
Ferrite filled No ferrite 
11um/11um (conductor width/conductor spacing) 
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5.3 Probe station constraints 
Due to probe station constraints, the signal pad size and ground pad distance are 
configured for optimal testing on the probe station.  The probe tips are 50 um in size and 
1000 um from probe tip center to center, shown in Figure 5.2.  Each ground pad sizes is 
100um wide and 1000um long, while the signal pad is 50 um X 50 um.   
 
 
Figure 5.2 Describing the ground-signal-ground layout due to probe station constraints. 
 
5.4 Wafer to die layout 
The completed mask design is prepared on quartz substrates with 5X reduction 
prepared by the Imebus reticle tool,  with alignments marks characterized for a G-line 
(436nm) stepper.  Photoresist thickness and exposure times are adjusted for optimal 
pattern transfer to provide a 7 X 7 array containing 49 die total for each fabricated wafer.     
5.5 Air coil and ferrite loaded inductor processing       
The passive component required three lithography steps using a copper 
damascene process for completion.  P-type silicon substrates with 14-22 ohms-cm 
resistance were obtained, RCA cleaned and moved to either; (i) thermal oxide growth 
furnace or (ii)a p+ type dopant diffusion step which is followed by (i).   
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A heavily doped substrate using spin on boro-silicate glass to improve ground 
plane connections improved inductance values.  This discussion of wafer doping to 
decrease ground plane resistance is in the electrical testing sections 6-8 in chapter VI.   
A 2.5-3 um thermal silicon dioxide growth was performed to etched in the 
patterned inductor coils for the copper damascene process.  Once completed, zero level 
alignment die were patterned and plasma etched into the silicon substrate to assist in the 
third level lithography alignment.   The zero level alignment die became necessary due to 
topography issues encountered after the third level etch step which affected the 
lithography’s tool depth of focus.  These die were only used for alignment and not 
devices.  This cross sectional series of lithography steps are shown in Figures 5.4 (a-e).   
The zero level alignment began with a flood exposure using a clear quartz plate 
using the field dimensions of the first level (inductor coils) mask with a top down view in 
 
Figure  5.3 Describing a top down view of 100mm flood exposure using the inductor 
level (1) field dimensions for zero level alignment die. 
 
Flood 
Exposure w/ 
alignment die 
etch into Si-
surface~5um 
2.5-3um 
thermal oxide 
For copper 
Damascene 
process 
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Figure 5.3. This dimension of 1mm X 1.25mm rectangular field etched the ~3um of 
oxide, with a cross sectional view in Figure 5.4(a-e).   
A common patterning process step using Shipley 812 photoresist and buffered 
hydrofluoric acid completes the first lithography step.   Elimination of two die from the 
array are necessary for wafer level alignment.  The wafers are coated with photoresist for 
a second time and imaged using the first layer mask (coils) in the previous two empty 
rectangular die.  This pattern is etched in to the silicon substrate surface using the LAM 
490 plasma etcher for 3 minutes with 125 W of power using a gap of 0.9cm under 200 
sccm of SF 6 and 40 sccm of  O 2 to a depth of ~5um.   
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Figure 5.4 Describing the zero level alignment die, (a) P-type silicon wafer with 3um of 
oxide, (b) flood exposure followed by a wet etch to prep for alignment die, (c) alignment 
die pattern and plasma etch, (d-e) Photoresist strip. 
 
The first level lithography introduced the copper coils, test structures and ground 
pads, into the silicon dioxide of 2um, out of 2.5-3um, using buffered hydrofluoric acid 
solution.  A second level lithography followed, etching the ground pads directly through 
the remaining oxide, ~0.6-1um, to the p-type silicon substrate surface.  An image reversal 
process of the critical alignment die using AZ5214 photoresist provided coverage during 
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lift off metal deposition of tantalum and copper in the CVC 601 physical vapor 
deposition tool.   
A 500 angstrom thick tantalum barrier layer, used for chemical mechanical 
planarization stopping, is then deposited by typical, detailed in appendix A, physical 
vapor deposition technique followed by ~800 angstroms of copper under the same 
vacuum. The thermal oxide/tantalum/copper film stack provided a low stress surface and 
good adhesion to which an electro-chemical deposition of copper, for remaining inductor 
coil and ground contact filling, takes place.  After physical vapor deposition, the wafer is 
placed in a ultrasonic bath with acetone solvent to lift off the image reversal photoresist, 
opening the essential zero level alignment die for the third level lithography.    
The remaining copper deposition was finalized by electro-chemical deposition 
bath of 0.2M CuSO4 (cupric sulfate) and 0.2M H2SO4 (sulfuric acid). The total volume of 
the circulated solution was approximately 15 liters. The solution contained 0.001M 
acetonitrile as a cuprous-complexing ligand (patent pending) to induce bottom up filling.  
Plating thickness is calculated by equation 7 .  The current for plating was ~1 ampere at 
6VDC applied bias over a 78 cm
2
 surface area.  Using this recipe, 3um of copper was 
deposited and prepared for chemical mechanical planarization.  Where, (mm) is the molar 
mass of copper(g/mol), (i) is the applied current, (t) is the time of plating, (n) is the 
charge, (F) is Faraday’s constant ( 96485.3415)[sec*A/mol], (ρ ) is Density of 
copper(g/m
3
) with a picture in Figure 5.5 describing the plating bath.  A schematic of the 
copper deposition and polishing steps are described in Figure 5.6. 
 
 
 73  
 
 
)*/1(*))*/()**)(((  Thickness Plating AFntImm ρ=                       (7)            
 
 
Figure 5.5 Describing the copper electroplating setup. 
 
 
 
Figure 5.6 Describing the (a) copper deposition and (b) chemical mechanical 
planarization processing steps. 
 
A K-grove pad for optimal slurry transfer and copper removal was recommended 
by EKC technologies with 5 psi down force at 90 Hz frequency between the platen and 
table. This established an ideal recipe for copper removal of 142 angstroms /min.  The 
a. 
b. 
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9000 series slurry was purchased through EKC technologies and provided oxidation of 
the copper for the chemical removal while the platen/table interface served as the 
mechanical motion during the process.  This recipe was followed by a barrier removal 
oxidizer for tantalum and was assisted mechanically using 90 Hz frequency and 3 psi 
down force with both slurry flow rates at 100 sccm.  Once finalized, the devices were 
inspected by optical microscopy and a P-2 Tencor surface scanning tool, seen in appendix 
G, to understand the topography characteristics of the chemical mechanical planarization.   
 
 
 
Figure 5.7 Describes the (a) third level lithography and (b) wet etch steps. 
 
While Figure 5.7(a) describes the third level lithography and etch steps before 
ferrite electro-chemical deposition.  The final lithography step, figure 3.7(b) above, 
provided the pattern between the inductor coils for the electrophoretic deposition of 
ferrite.  This can be seen in SEM Figure 5.8 and Figure 5.9 below describing the etch 
process and undercut associated with the isotropic wet etch process from the buffered 
hydrofluoric acid bath. 
a. 
b. 
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Figure 5.8 SEM describing the copper damascene based inductor coil and the third level 
lithography step. 
 
 
Figure 5.9 SEM describing the undercutting associated with the buffered hydrofluoric 
acid etch solution. 
  
With these processing steps established the ferrite is then deposited to fill the 
etched trenches and cover the copper coils seen in Figure 5.12 below.  The ferrite 
deposition bath mimics the solvent based phosphorus bath used to coat cathode ray tubes 
and plasma screen technology.  A direct current power source is used to apply up to 320 
VDC at the anode and cathode for electro-chemical deposition. The solution bath current 
is measured by a HP 34401A digital multi meter and GPIB interfaced to be collected by 
Lab View 6.1v software on a personal computer. An average current of 30 - 60 milli-
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amps is established with initial current spikes near 500 milli-amps. The solution 
composition is shown in the outline below.  Chapter IV provides an in depth view of the 
solution bath experiments and bias schemes associated with the electrophoretic 
deposition of ferrite material. 
(i) Solution A: 100ml isopropyl alcohol (IPA) + 1g Lanthium Nitrate (La(NO3)3)  + 0.5g  
Magnesium Nitrate  (Mg(NO3)2) 
(ii) Solution B: 1:1 ratio of Glycerine + IPA Mixing:  
 
1.) 1.5g of Ferrite Powder  
 
2.) 7.5g of Glass Beads  
 
3.) 5ml of Solution B  
 
4.) 0.25 ml of Solution A  
 
Solution bath “A” is then mixed for 1-2 hours in a polyurethane nalgene bottle.   
Then 5ml of solution “B” and 15ml of solution “A” are added to 975ml of isopropyl 
alcohol and placed under a bias condition for 18 minutes to achieve deposition of 4-6 um 
of ferrite material.  Figure 5.10 describes the final process step of the ferrite material 
while Figure 5.11 depicts the electrophoretic deposition solution bath bias setup.   
 
Figure 5.10 Showing the ferrite material deposition filling of the inductors. 
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Figure 5.11 Describing the electrophoresis plating bath setup. 
 
 
   
Figure 5.12 Showing and SEM image of the inductor coils covered and filled with ferrite 
material. 
 
With the assistance of scanning electron microscopy, the ferrite material packing 
density and coverage can be examined to improve the electrophoresis process.  Figures 
5.12  and 5.13 show the ferrite materials attraction to highly conductive materials.  The 
etch window between the copper coils allow access to the heavily doped p-type silicon 
substrate enabling electric field lines from the substrate to interact with the copper coils.  
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This establishes a thin film and particle filling of the ferrite material to selective 
conducting surfaces such as the copper coils, ground pads and silicon substrate.   
 
 
Figure 5.13 Showing the etch window between the copper coils filled with ferrite 
material.   
 
The completed devices are prepared for testing using an Aglient E8363B 10Mhz – 
40 GHz network analyzer which provide S-parameters and plotted Smith charts to gain 
insight into the optimization of the ferrite filled inductor coils.    
5.6 Radio frequency passive component test station 
The radio frequency testing station, Cascade Microtech Probe Station Summit 
9000 - 150 mm pitch GSG probes, is calibrated using standards obtained from the 
manufacture to remove parasitic capacitances established in connection cables and 
probes.  Figure 5.14 shows the testing of an 11um/11um inductor coil using the probe 
station and calibration devices in Figure 5.15 (a) and (b) below.   
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Figure 5.14 showing the testing of a non-ferrite filled inductor coil using the radio 
frequency testing station. 
 
 
   
 
Figure 5.15 (a) and (b) Provides an understanding of the RF probe station and Agilent 
E8363B 10Mhz – 40 Ghz testing with Microtech probe station with calibration circuitry.   
    
With the aid of improved modeling, processing capabilities and radio frequency testing 
the understanding of ferrite filled inductors will enable advancements in increased 
inductance and quality factor inductors with decreased area.     
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Chapter VI 
Analog testing of air coil and ferrite loaded inductors 
6.1 Introduction 
Present trends to improve efficiency, reduce power and foot-print size of active 
and passive components combined with materials research require sensitive calibrated 
testing equipment for analog circuit and MEM’s advancements.  Passive component 
testing using impedance analyzers enable resistive, inductive and capacitive chart (Smith 
charts verses frequency) plots under optimal operating frequencies to evaluate device 
performance.  The frequency regions of operation have associated maximum and 
minimum capacitive and inductance values.  For instance, an inductor designed to operate 
at 100 Mhz is transiently analyzed from a region of 1Mhz through 500 Mhz.  Electric 
field generation is minimal through the inductor from 1 Mhz to the lower cut-off 
frequency, beginning of inductance, and the inductors operation is viewed as primarily 
capacitive.  Above the lower cut-off frequency, inductance values can be extracted until 
the upper frequency cut-off is reached in which the inductor returns to capacitive 
behavior due to electric field saturation. The upper and lower cut-off frequency defines 
the inductor’s bandwidth of operation.  These exact values require accurate calibration 
using either on-chip or original equipment manufactures (OEM) prepared substrates.   
6.2 Impedance analyzer calibration   
With increasing analog frequency, from ultra high frequency (UHF), very high 
frequency (VHF) to super high frequency (SHF) the development of parasitic capacitance 
and inductances from external components, in the femto-farad to pico-farad capacitance 
and pico-henries to nano-henries of inductance can alter inductor behavior.  For instance, 
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the use of coaxial cable in high frequency testing imposes the following equivalent circuit 
behavior due to these parasitic elements [16].  Probe station tips, however, are carefully 
designed to have minimum loss for a given operating frequency.  On-chip planar 
inductors will have equivalent circuit schematic diagrams with respect to surface 
parasitic’s, from coil to coil, and coil to substrate losses. These issues establish conditions 
for calibration to remove numerous parasitic’s to improve the accuracy of planar inductor 
device testing. 
6.2.1 SOLT for analog calibration      
The acronym, SOLT, describes the short-open-load and thru circuit 
configuration in a predetermined frequency range is used to refer to a method of 
calibration.  This can be seen in Figure 6.1 (b) a SOLT calibration source used for 
calibrating the Agilent E8363B impedance analyzer in Figure 6.1 (a) .  
  
(a)             (b) 
Figure 6.1 (a) and (b) Describing the Agilent E8363B impedance analyzer and 
SOLT configuration. 
 
The SOLT calibration source, which consists of a  ceramic based substrate with 
copper conducting pads calibrates to less than ~10 db noise for a frequency range 
of 10 Mhz to 40 Ghz which is generated by the impedance analyzer.  The 
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calibration source removes the previously discussed parasitics from the SMA 
connectors, probe tips and the low-noise, high-frequency coaxial cable.  The 
calibration testing is recorded and saved for an upload to the Agilent impedance 
analyzer.  This uses Wincal 3.1 program to meet original equipment manufactures 
(OEM) specifications for accurate high frequency testing.     
6.2.2 Planar inductor layout and probe tip setup 
The planar inductor layout is designed to optimize the probe tip setup 
using 50 um X 50 um signal pads, which are located, from center to center, 
1000um from the ground pads.  The ground pads, contact the substrate are 100um 
wide, 1000um long, approximately~ 2.5um thick.  Figure 6.3(a) and 6.3(b) 
describe the planar inductor layout and finished air coil inductor, under an optical 
microscope, with respect to the ground-signal-ground (GSG) configuration for 
high frequency testing.   
 
 
 
 
Figure 6.2 (a) and x (b) Showing the probe tip (GSG) schematic and actual 
testing of an air coil non-ferrite filled inductor coil using the radio frequency 
testing station. 
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6.3  S-parameters, impedance and admittance measurements  
 
The scattering matrix [S11, S12, S21, S22] or s-parameter matrix provides a 
complete description of the inductor network,  as well as the impedance and admittance 
matrix. The scattering matrix gives information about incident, reflected and transmitted 
waves and relates the voltage waves incident to the ports to those reflected from the ports. 
The impedance and admittance matrix relate the total voltage and current at the port.  
Typically, a two port configuration is used in theory to mathematically interpret ate 
reflection coefficients and Smith chart formation [17].  The scattering or s-parameters 
defined in the matrix are the following with value or magnitude and interpretation: 
S11 –  power reflected from port 1 
S12 – power transmitted from port 1 to port 2 
 
S21 – power transmitted from port 2 to port 2 
S22 – power reflected from port 2 
 
 
 
S11 and S22   
 
Value, interpretation 
 -1, all voltage amplitudes towards the two-port are inverted and reflected (0 Ω) 
  0, impedance matching, no reflections at all (50 Ω) 
+1, voltage amplitudes are reflected (infinite Ω) 
 
S21 and S12 
Magnitude, interpretation 
0,           no signal transmission at all 
0 ... +1, input signal is damped in the Z0 environment 
+1,        unity gain signal transmission in the Z0 environment 
> +1,     input signal is amplified in the Z0 environment 
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The one or two port measurement configuration with respect to the planar inductor is 
viewed in Figure 6.3 and Figure 6.4.    
 
Figure 6.3 Describing a center grounded planar inductor one port measurement [2]. 
 
Figure 6.4 Describing a two port planar inductor measurement [4]. 
Using the above definitions of the S-parameters, measurement extraction of either one or 
two ports; a conversion of the scattering matrix into a Smith chart provides resistance, 
capacitance, and inductance values by viewing the port impedance.    
6.3.1 S-parameter to Smith chart transformation  
The S11 and S22 describe the reflected power from either one port (S11) or 
two port (S22) and can be understood as complex input/output resistances of a two 
port setup.  These can also be viewed as one port setups with zero impedance 
associated on the second port or the systems reference impedance ( Z0 = 50 Ω’s).  
Where the reflection coefficient Γ(rho) is described in equatiom 18 below [ 17].  
Port
1 GND 
Signal GND 
SiO2 
Si 
1000 µm 
1000 µm 
Signal 
SiO
 Si 
Signal Port
1 Port2 
1000 µm 
1000 µm 
GSG Coplanar 
Probes 
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                  (18) 
Where  R , is the complex resistance and Z0 is the systems reference impedance. 
Then R is transformed into the  Γ domain ( Smith chart) making a circle of +/- 50 
Ω’s which is converted from the rectilinear impedance plane onto polar 
coordinate plane describe in Figure 6.5 (a) and 6.5 (b) below with a final result in 
Figure 6.5 (c) [17].   
 
 
 
Figure 6.5 (a),  (b) and  (c) Describing the S-parameter transformation to Smith 
Chart [17]. 
 
Rectilinear 
impedance 
Polar 
Coordinate 
(a) (b) 
(c) 
 86  
From figure 6.5(c), ZL = infinity (open), ZL = 0 (short) and ZL = Z0 =50Ω’s 
describes the SOLT calibration for the Agilent impedance analyzer.  While figure 
6.6 shows the locations of resistance, inductance and capacitance measurements 
with respect to a Smith chart [17]. Figure 6.6 is a Smith Chart of a 4-turn planar 
inductor coil measurement from 1-3 GHz operating frequency.  Therefore, the 
scattering matrix enables a view of the following parameters: 
1.)   Sxx  on the real axis represent ohmic resistors. 
2.)   Sxx  above the real axis represent inductors. 
3.)   Sxx  below the real axis represent capacitors. 
4.)  Sxx     curves in the Smith chart turn clock-wise with increasing frequency. 
Figure 6.6 Describing a Smith chart in relation to inductance, capacitance and 
resistance measurements on a 4-turn 1-3 Ghz inductor example. 
 
Capacitive 
Inductive 
Resistive 
3Ghz - 4-turn inductor 
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6.4   Inductance value plot from a Smith Chart 
From the scattering matrix discussion and introductory example, section 6.1, 
figure 6.7 below describes plot of inductance (nano-henries) versus frequency (Ghz).  A 
negative inductance is associated with the upper and lower operating frequencies.  This 
describes capacitive operation due to electric field line generation.   
 
Figure 6.7 Describing inductor operation with respect to operating frequency. 
In Figure 6.7, the 4-turn 15um/11um air coil planar inductor results show a peak 
operating frequency at ~1.85 Ghz with an inductance of 6.1 nH with an operational 
frequency range or a bandpass of 0.5 Ghz to 2.1 Ghz.  This analysis is from 1-6 Ghz and 
will repeat another bandpass operating range in a higher frequency spectrum.  This lower 
operating frequency or 0.5 Ghz  - 2.1 Ghz range is typical of many results including 
ground plane conductivity, ferrite loaded planar inductors, press and sintering of ferrite 
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inductors and etched air coil planar inductors.  The completed testing is seen on Table 6.1 
below, while the results are described and discussed in Table 6.1.        
Inductor Dimensions(on Mask)
Ground plane 
comparison
Air coil vs. ferrite loaded 
inductor
Sinter-press air coil vs. 
ferrite loaded inductor
Frequency range
width/spacing-turns
11um/11um-4
15um/11um-4
11um/15um-4
Describing the test comparsion for each experiment and section
              Section number for results                 6.5                          6.6                                  6.7                              6.8
 
Table 6.1 Describing the test comparison for each inductor investigation and the section 
number. 
 
6.5  Ground plane conductivity  
 
A comparison of p-type 14-22 ohm-cm resistivity and heavy (p+) doped silicon 
substrates, after a drive in process step, shows improved ground plane conductivity for air 
coil inductance.  The decrease in ground plane resistance ease’s current travel, from a 
high potential to low potential, due to a more conductive path for circuit completion.    
Figure 6.8 below describes a heavily doped ground plane verse a 14-22 ohm-cm substrate 
which is called no ground plane in figure 6.8.  A change of ~2 nano-henries, from 6.12 
nH and 4.01nH of inductance at 1.85 GHz in a 4-turn 15um /11 um (conductor 
width/conductor spacing) air coil results from improving ground plane conductivity.   
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Figure 6.8 The inductance of a 15um/11um air coil inductor with different ground plane 
resistances. 
 
These results are taken from the S11 impedance matrix which describes the reflectance of 
planar inductor viewed from port one of a two port measurement.  The ground plane 
conductivity was viewed as direct current testing (DC) using a HP 4145 parameter 
analyzer with a sweep from 0-8 VDC in 0.25V increments with a compliance current of 
100mA’s.  Figure 6.9, below describes a metal-semiconductor (M-S) interface, copper–p-
type semiconductor diode, current verses voltage( I-V) plot.  This non-linearity in 
resistance verses voltage and current verses voltage indicates a diode characteristic.  
These results are using 14-22 ohm-cm
 
and not a heavy doped p-type silicon substrate.   At 
~2VDC the diode is approaching a forward bias, the energy barrier gap is lowered 
allowing holes and electrons to pass easily, generating a current which reaches 
compliance at 6.5 VDC.    The ground plane resistance peaks at 70,000 ohms before this 
~2VDC operating point.  A less than 100 ohm ground plane resistance with a turn on 
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voltage between 0.7 -1VDC improves the analog signal response for planar inductor 
coils.     
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 6.9 Describing the non-linear direct current biased resistance of the copper-p-type 
semiconductor interface. 
 
6.6 Air coil inductor compared ferrite filled inductor 
 
The focus of this research project is to investigate analog frequency response of ferrite 
loaded inductor coils and compare performance enhancements to air core inductors.  
Figure 6.10 below describes the inductance (nH) verses frequency(Ghz) of a 4-turn 
15um/11um (conductor width/conductor spacing) inductor filled with air or ferrite. 
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Figure 6.10 Describing inductance vs. frequency of a 4-turn 15um/11um ferrite loaded 
planar inductor and an air coil inductor. 
 
The inductance results of a heavily doped p-type semiconductor ground plane comparing 
5.65 nH of inductance at 1 Ghz of the ferrite filled inductor to the air coil inductor 
achieviving 4.12 nH at 1 Ghz.  This change of 1.53 nH at 1 Ghz operating frequency 
suggests a very low permeability in the ferrite material due to the particle size and 
packing density.  An estimation of the ferrite filled coil inductance at the peak of the air 
coil inductor, 6.10 nH at 1.78 Ghz, results in a peak at a similar frequency value.  These 
results indicate a magnetic field saturation and ferrite permeability degredation at 
frequencies greater than 0.5 Ghz.   The results suggest an experiment at post press and 
sinter step, or a lower operating frequency might yield better results.  
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6.7 Press-sinter comparison of air coil and ferrite loaded 
An increased ferrite particle packing density impacts permeability by improving 
the unison dipole alignment of the ferrite material in the presence of an electric field.  
The 2 hour, ~200 C, air ambient sintered substrate is placed under a 6lb. weight for 
pressing the ferrite material to increase particle interaction.  First, an air core inductor is 
analyzed in Figure 6.11 below comparing the before and after inductance of the press-
sinter process.   
 
  
 
 
      
 
 
 
Figure 6.11 Describing the air core inductor before and after the press-sinter step. 
In Figure 6.11, a 4-turn 15um/11um (conductor width/conductor space) has a noticeable 
inductance increase from 6.10 nH at 1.78 Ghz before sinter to 9.05 nH at 1.78 Ghz after 
the press-sinter process step.  A change of ~2.95 nH is seen at 1.78 Ghz with a steeper 
slope (value) at the beginning and end of the operating frequency.  These results 
described enhanced intimacy of the copper material in the coil and contact at the copper-
semiconductor (MS diode) interface.  The interfacial improvement increased the 
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conductivity seen at the ground plane which enabled the MS diode to be activated at a 
much lower voltage.  When comparing a ferrite filled inductor, in Figure 6.12, before and 
after the press-sinter step.  The inductance values remain similar.   
 
 
 
    
 
 
 
 
 
Figure 6.12 Describing a ferrite filled inductor before and after a press-sinter step. 
 
From 200 Mhz to 1 Ghz the ferrite filled inductor before and after sinter resulted in zero 
inductance to 4.86 nH.  The ferrite material covered the inductor coil and ground plane 
connections during the sinter process and was removed before testing.  This coverage, 
due to the high temperatures associated with ceramics, dissipated the heat during the 
press-sinter step which reduced the impact of the anneal on the ferrite-copper-
semiconductor interfaces. Described in Figure 6.13, is the comparison of the air core and 
ferrite filled inductor after the press- sinter process.  The ferrite filled coil behaves similar 
to an air coil inductor immediately after the electrophoretic deposition step. The press-
sintered air coil inductor yielded material interface improvements which has ~4.19 nH 
inductance increase in the post processing results compared to the air coil inductor and 
the ferrite filled inductor inductance measurements. These results are challenged by the 
ferromagnetic material characteristics having significant permeability degradation with 
respect to frequency, in chapter III section 4, which shows a fall of magnetic 
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characteristics above 100 Khz.  A lower operating frequency must be viewed or an 
increase in dimensions of the planar inductor must be investigated for a advanced 
magnetic permeability study.   
 
 
 
 
 
 
 
Figure 6.13 Inductance verse frequency of ferrite filled coils and air coil comparing 
press-sinter.   
 
6.8 Investigation of lower operating frequency and micro-strip line design 
The investigation of a lower operating frequency resulted in Figure 6.14 below, 
which compares an air filled coil to a ferrite filled inductor from 200 Mhz to 800 Mhz, 
while an air vs. ferrite filled micro-strip line designed to operate from 1- 20 Mhz  was 
researched, in addition to the variable sample magnetometer results, to extract the final 
ferromagnetic material permeability. These are schematically shown in Figure 6.15 (a) 
and 6.15 (b) below while the inductance results are established in Figure 6.16 and 
permeability results in Figure 6.17.   
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Figure 6.14 Describing inductance vs. frequency for 15/11 um coil from 200Mhz-800 
Mhz. 
 
The air cavity and ferrite filled cavity associated with the micro-strip line 
operation has an initial inductance of 8 nH at 2 Mhz, with a final inductance ~7 nH at 20 
Mhz. 
    
 
The ferrite filled cavity, Figure 6.16, begins at 11.5 nH at 2Mhz with 9 nH of inductance 
at 20 Mhz.  While the permeability with respect to frequency, from 2 Mhz – 20 Mhz 
remains constant with a calculated value of 1.38 shown in Figure 6.17 below.   
µo µr 
a b 
Figure 6.15 (a) and (b) 1 mm wide, 2 cm long microstrip line with and 
without ferrite in cavity 
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The permeability results, due to particle size reduction, create a difficult engineering 
problem to increase the inductance associated with a ferrite loaded planar inductor 
structure.  These challenges suggest increased spaces between the coils and a 5-layer 
structure which utilizes a filled micro-strip cavity covered with ferrite material.  This 
design approach, complex in processing, enables electric fields to be coupled in both 
directions which would increase the standard inductance a factor of 2.  Therefore a 
microstrip line with 11.5 nH of inductance might achieve 23-24nH of inductance due to 
this approach, though these are only estimations of results.   
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                 Figure 6.16  Showing the micro-strip line inductance. 
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Figure 6.17 Describing the permeability of the ferrite material between the microstrip 
line design. 
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Chapter VII 
Conclusion and future work 
7.1 Conclusion  
 Presented in this work is the design and fabrication process of a ferrite filled 
planar micro-inductor using a copper damascene chemical mechanical planarization.  A 
non-traditional ferrite deposition process was investigated on patterned and non-patterned 
doped silicon substrates with future characterization available for a more robust process.  
A unique polymer like film is developed from the deposition with greater than ~100V 
applied bias conditions. Magentically enhanced deposition (MED), using permanent and 
electro-magnets, with a press-sinter technique attempted to improve ferrite particle 
interaction after the electrophoretic deposition.  The permeability degradation with 
respect to particle size after ball milling results in poor coupling of electric field lines 
during the operation of the passive inductor and micro-strip line in a variety of frequency 
ranges.   
 The implementation of the inductor fabrication process is well documented using 
scanning electron microscopy, impedance characteristics and ferrite deposition results.  
The planar inductor process shows ease of fabrication, repeatability and was investigated 
using different substrate conditions.  Material challenges, due to the use of copper and 
ferrite, raised contamination issues, thermal budget constraints and ground plane 
conductivity challenge from copper-silicon substrate interface limited tools and 
equipment available for processing.  Fortunately these limitations did not prevent device 
creation which is seen from documentation.   
 99  
 The permeability reduction due to particle size hindered expected impedance 
analyzer results, but provided insight into novel ferrite deposition on doped silicon 
substrates. This back end of line process (BEOL), consisting of both fabrication and 
deposition, is utilized in future work for PMOS based parallel and series LC analog filter 
design, transformers and simple planar inductor devices.   
7.2 Future work  
 Using the basis of the copper damascene passive inductors coupled with active 
microelectronic circuits and a BEOL ferrite deposition process the formation of 
multilayer interconnects and circuits is developed.  The technology presented in this 
thesis can be applied to produce analog filters and transformers and simple inductors.  
Figure 7.1, below describes a cross-section of the LC analog filter with a top down view 
in Figure 7.2 of the full layout which will use the ferrite deposition technique. 
                     
Figure 7.1 Showing the cross-section of the LC analog filter using the copper damascene 
inductor. 
 
Mentioned previously is the full die layout, Figure 7.1, with a tentative dielectric 
thickness, for each deposition, of 5 um and a dual damascene process for the aluminum 
PMOS  
capacitor 
inductor 
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and copper contacts formation.  A double etch process is required to provide for suitable 
contact of the ferrite deposition process. 
 
 
 
 
Figure 7.2 Showing series and parallel LC circuit, analog transformer, PMOS transistors 
using damascene based planar inductors.  
 
 
 
 Inductor 
PMOS Transistors High frequency Inductors 
Transformers 
a.
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b. 
Series LC Circuit 
Parallel LC Circuit 
a. 
b. 
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These final circuits are implemented to show ferrite deposition integration with 
typical MOS transistor and capacitor fabrication techniques.  With knowledge gained 
from these experiments and results, an increased particle size will directly contribute to 
improved ferrite permeability which enhances the planar micro- inductor’s operating 
characteristics.  The successful creation of planar inductor device proves the feasibility of 
the processes and methods used, and provides a foundation for future research of related 
passive component device fabrication.  
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Appendix A 
 
This appendix to the main body of the thesis contains additional information 
about the work presented.  
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Detailed process flow and mask layout for ferrite filled planar micro-inductors 
 
 
 
 
Figure A.1 Describing the 3-level mask layout for the ferrite loaded planar inductor, 
from left to right, 15um/11um, 11um/11um, 11um/15um coils. 
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Step number Temperature [C
o] Time[hr:min:sec] Parameter Setting Step Description Comment
1 14-22 ohm-cm
2
3
Room temperature
4" Wafer  1.) 
Vacuum chuck 
locks wafer 2.) 
ramps to 1500 
rpm 3.) final 3500 
rpm 
30 minute prior to use.  
Use hot plate at ~100 
C to evaporate 
hydrophilic surface of 
wafer. Apply ~1ml 
using disposable 
syringe. Using hand 
coater with settings 
and return to hot plate 
to drive out solvents 
and then proceed to ~2-3 um in thickness
4
1.) 0:00:00 2.) 0:12:00 3.) 
0:20:00 4.) 8:10:00 5.) 
0:42:00 6.) 0:35:00 7.) 
0:15:00 Khemitterdrive.rcp
1.) Boat out 2.) 
Push in 3.) 
Stablize 4.) Ramp 
up 5.) Soak in N2 
6.) Ramp down 
5
30 C
0:00:30 Buffered oxide etch 40% HF + NH4OH
followed by a spin-rinse-
dry ~1100 A
o
/min
6 12:00:00 LFuller25000.rcp
7 recipe 1
Shipley 812 3.) pre-
bake 80 C 4.) CD-25 ~1.1um 
8 0:00:40 GCA 6700 Stepper
first level die size 
on stepper ( in 
9
30 C
0:21:00 Buffered oxide etch 40% HF + NH4OH
followed by a spin-rinse-
dry ~1100 A
o
/min
10 recipe 1
Shipley 812 3.) pre-
bake 80 C 4.) CD-25 ~1.1um 
11 0:00:40 GCA 6700 Stepper
first level die size 
on stepper ( in 
12 Factorynitride
power:    3.) Gap:   
4.)Pressure mtorr:  
13 recipe 1
Shipley 812 3.) pre-
bake 80 C 4.) CD-25 ~1.1um 
14 0:00:40 GCA 6700 Stepper
using first level 
die size on 
15
30 C
0:13:00 Buffered oxide etch 40% HF + NH4OH
followed by a spin-rinse-
dry ~1100 A
o
/min-2.0 um
16 recipe 1
Shipley 812 3.) pre-
bake 80 C 4.) CD-25 ~1.1um 
17 0:00:40 GCA 6700 Stepper
second level die 
size on stepper ( 
18
30 C
0:04:00 Buffered oxide etch 40% HF + NH4OH
followed by a spin-rinse-
dry ~1100 A
o
/min-0.5um
19
Hand coated/ Karl 
Suss to image
Vacuum chuck 
locks wafer using 
1.) pre-bake 70 C 2.) 
post-bake 97 C ~3um
20
1.) 0:05:00 Ta 2.) 0:07:00 
Cu CVC 601
& Ta background 
20 mtorr  2.) 250 
lower film stress.  Ta 
improves adhesion 
21
bath for AZ5214 lift 
off
22
30 C
0:12:00
U of R copper 
electroplater
Cupric sulfate 0.5 
M solution ~1 amp 8 V-10V ~3um
23
optimal copper 
removal
Copper removal 
slurry 2.) Solution 
5 psi down force 90 Hz 
platen/table ~142 A
o
/min
24 recipe 1
Shipley 812 3.) pre-
bake 80 C 4.) CD-25 ~1.1um 
25 0:00:40 GCA 6700 Stepper
third level die size 
on stepper ( in 
26 0:17:00 DC power supply 60mA's current
4-6 um deposition 
ferrite thickness 2-3cm anode/cathode
Third level lithography - AZ5214-IR-image reversal 
500 A
o
Tantalum and 800 A
o 
Copper seed layer PVD deposition under same vacuum
Proccess description
SVGA photoresist track 
SVGA photoresist track 
SVGA photoresist track 
SVGA photoresist track 
Obtain bare ( 1, 0, 0) p-type oriented silicon wafers
RCA clean wafers to remove surface contaminants
Wet Oxide growth using Bruce Furnace at  2.5 micron thick
Copper and Tantalum CMP
Fourth level lithography - Ferrite coils
Ferrite via filling electrophoretic deposition
Boro-silicate spin on glass 
Drive in using p+ Bruce furnace
Full wafer oxide etch 
SVGA photoresist track 
Alignment die copper lift
Copper electroplating 
Zero level alignment -Alignment die flood exposure
Copper coil oxide etch
Table A.1 :  Ferrite loaded planar inductor process flow
Second level lithography - Ground pad connection
Ground pad oxide etch
Alignment die oxide etch
Zero level lithography - Alignment mark etch mask
Alignment mark etch
First Level lithography - Copper coil mask
 
Table A.2  Ferrite filled planar inductor process flow.  
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Appendix B 
 
This appendix to the main body of the thesis contains additional information 
about the work presented.  
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Describing the process flow for the ferrite filled micro-toroids using YAG laser 
 
 
Figure B.1 Describing the Ferronics Inc. YAG laser for full wafer whole drilling. 
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Figure B.2 Describing the micro-toroid pattern after the full wafer whole drilling.  
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Figure B.3 Describing the ferrite filled micro-toroid process flow. 
 
 
 
 
 
 
 
 
 
 
Silicon oxide nickel 
STEP 1: OBTAIN WAFER WITH 2 UM OF OXIDE 
STEP 2: PHOTOLITHOGRAPHY 1, ETCH SILICON, RESIST 
STEP3: NICKEL LIFT OFF  
STEP 4: LASER USED FOR MAKING THE HOLE IN THE WAFER  
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Appendix C 
 
This appendix to the main body of the thesis contains additional information 
about the work presented.  
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Describing the polymer like film formed due to deposition conditions 
 
Purpose:  The purpose of this analysis was to determine the elemental make up 
of an unwanted film that occurs on a silicon wafer after electroplating 
MnZn-Ferrite. 
Samples:  One sample was submitted for analysis. 
Summary:  During electroplating of the MnZn-Ferrite material a film of unknown 
origin is also being grown on the silicon wafer.  The film is approximately 1 
micron in thickness and highly stressed.  The film is cracked and lifting 
away from the substrate.  Rather than resulting in a continuous covering, 
the MnZn-Ferrite particles are imbedded in and also adsorbed on the film.   
           The plating bath is a mixture of Isopropyl Alcohol, MgNO3, LaNO3, 
glycerin, MnZn-Ferrite.  The plating anode is Aluminum, and the cathode 
is the Silicon wafer.  Plating current is set at 20mA.    
Experimental:  The sample was cleaved for cross section analysis so that the 
film could be isolated from the substrate and characterized through its 
bulk.  EDS spectra were collected from both the substrate and the bulk 
film.   
Results and Discussion:  EDS analysis shows the film to be comprised of each 
of the elements noted in the Summary section.  Several of the elements 
are also present in the substrate to a depth of approximately 2µ.  Data is 
shown below. 
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Spectrum C O Mg Al Si Fe La Total 
         
Spectrum 1 37.21 38.78 3.32 3.67 12.23 1.08 3.71 100.00 
Spectrum 2 39.78 36.24 2.86 3.78 13.31 0.72 3.31 100.00 
Spectrum 3 33.59 27.55 1.86 1.09 34.00  1.92 100.00 
Spectrum 4 30.95 22.21 1.21 0.71 44.23  0.69 100.00 
Spectrum 5 26.86 16.44 0.75 0.43 54.62  0.89 100.00 
Spectrum 6 19.53 9.46 0.39 0.36 70.25   100.00 
 
Figure and Table C.1 Charles Evans analytical services SEM/EDX film analysis of 1um 
film flake and substrate (1 of 2). 
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Figure C.2 Charles Evans analytical services SEM/EDX film flake analysis(2 of 2). 
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 C O Mg Al Si Mn Fe Zn La Total 
           
Spectrum 1 28.86 41.43 2.79 3.59 9.93 1.76 6.79 1.63 3.21 100.00 
Spectrum 2 31.78 41.31 3.36 3.85 10.10 1.02 4.20 1.40 2.98 100.00 
Spectrum 3 32.70 39.65 3.35 3.67 11.52 0.70 3.18 0.97 4.25 100.00 
Spectrum 4 32.75 39.38 3.61 3.19 12.73 0.78 2.46 0.54 4.57 100.00 
Spectrum 5 31.33 39.58 3.83 2.81 14.76 0.48 1.80 0.36 5.05 100.00 
Spectrum 6 32.49 38.62 3.60 2.40 15.88 0.39 1.37 0.42 4.84 100.00 
Spectrum 7 31.16 38.18 3.60 1.99 17.82 0.28 1.38 0.53 5.07 100.00 
Spectrum 8 31.19 37.35 3.46 1.47 19.67 0.33 1.57 0.16 4.80 100.00 
Spectrum 9 31.81 37.10 3.33 1.47 20.68 0.31 0.73 nd 4.53 100.00 
Spectrum 10 29.56 36.29 3.14 1.45 23.32 0.30 0.97 0.22 4.75 100.00 
Spectrum 11 29.73 34.84 2.98 1.40 24.97 0.19 0.80 0.27 4.81 100.00 
           
           
           
Max.             32.75 41.43 3.83 3.85 24.97 1.76 6.79 1.63 5.07  
Min.             28.86 34.84 2.79 1.40 9.93 0.19 0.73 0.16 2.98  
 
 Table C.2 Charles Evans analytical services SEM/EDX film flake analysis(2 of 2). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure C.3 Plot of atomic(%) of elements with respect to film flake from EDX 1um film 
flake analysis. 
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Appendix D 
This appendix to the main body of the thesis contains additional information 
about the work presented.  
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Describing the AMPLE code for inductor layout 
 
 118  
 
Code D.1 Describing the AMPLE code for inductor layout in mask, appendix A. 
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Appendix E 
This appendix to the main body of the thesis contains additional information 
about the work presented.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 120  
 
Describing the electro-magnet and permanent magnet used for magnetically 
enhanced deposition( MED). 
 
 
 
 
 
 
Figure E.1  Describing the DC electro-magnetic setup for magnetic field assisted 
electrophoresis deposition.    
 
(i) 4” – Wire Wound 40K – Perm. Grain – oriented iron from  Alpha Core Inc. 
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Figure E.2 Describing the iron core permanent magnetic setup for magnetic field assisted 
electrophoresis deposition. 
 
Knowledge gained from experience: 
 
1. Field Strength Approx. – (300Oe – 1500Oe) 
2. Placement – in bath behind wafer 
3. Magnetic Field must be weaker than plating field and uniform 
4. Pulsed Electromagnet at the end of dep. 
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Appendix F 
This appendix to the main body of the thesis contains additional information 
about the work presented.  
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Describing EDS analysis of deposited ferrite material on doped silicon substrates 
provided by Priceton Gamma-Tech, Inc. 
 
 
 
Figure F.1 Describing the EDS analysis of the nano-particle ferrite after electrophoretic 
deposition. 
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Appendix G 
This appendix to the main body of the thesis contains additional information 
about the work presented.  
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Describing the P-2 tencor surface analysis of the post silicon oxide etch associated 
with the planar inductor coil. 
 
 
Figure G.1 Describing the P-2 Tencor surface scan analysis after the 1
st
 level ( inductor 
coil) etch process with 2.372 um as the change in height.   
